JPS6399417U - - Google Patents
Info
- Publication number
- JPS6399417U JPS6399417U JP19616586U JP19616586U JPS6399417U JP S6399417 U JPS6399417 U JP S6399417U JP 19616586 U JP19616586 U JP 19616586U JP 19616586 U JP19616586 U JP 19616586U JP S6399417 U JPS6399417 U JP S6399417U
- Authority
- JP
- Japan
- Prior art keywords
- input
- flop
- exclusive
- pulse train
- type flip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000000630 rising effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Manipulation Of Pulses (AREA)
Description
第１図は本考案の原理を説明する図、第２図は
本考案を用いた一実施例を示す図、第３図は従来
例の回路図である。
１はイクスクルーシブ・オア（Ｅ―ＯＲ）、２
はフリツプフロツプ（Ｄ―ＦＦ）。
FIG. 1 is a diagram explaining the principle of the present invention, FIG. 2 is a diagram showing an embodiment using the present invention, and FIG. 3 is a circuit diagram of a conventional example. 1 is exclusive or (E-OR), 2
is a flip-flop (D-FF).
Claims (1)
ス列を入力し、イクスクルーシブ・オア１の出力
をＤ型フリツプフロツプのクロツク入力に接続し
、Ｄ型フリツプフロツプ２の出力をＤ型フリツ
プフロツプ２のＤ入力およびイクスクルーシブ・
オア１の他の一方の入力に接続し、入力パルス列
の立ち上がりおよび立ち下がりを検出することに
より、入力パルス列の周波数を２倍に変換するこ
とを特徴とした２倍周回路。 A pulse train is input to one input of exclusive OR 1, the output of exclusive OR 1 is connected to the clock input of a D-type flip-flop, and the output of D-type flip-flop 2 is connected to the D input of D-type flip-flop 2 and Exclusive
A frequency doubling circuit characterized in that it is connected to the other input of OR 1 and doubles the frequency of an input pulse train by detecting the rising and falling edges of the input pulse train.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19616586U JPS6399417U (en) | 1986-12-18 | 1986-12-18 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19616586U JPS6399417U (en) | 1986-12-18 | 1986-12-18 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6399417U true JPS6399417U (en) | 1988-06-28 |
Family
ID=31154734
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19616586U Pending JPS6399417U (en) | 1986-12-18 | 1986-12-18 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6399417U (en) |
-
1986
- 1986-12-18 JP JP19616586U patent/JPS6399417U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH02840U (en) | ||
| JPS62103324U (en) | ||
| JPS59114611U (en) | FM demodulation circuit | |
| JPS62105627U (en) | ||
| JPH0322432U (en) | ||
| JPS6244545U (en) | ||
| JPS6157632U (en) | ||
| JPS5963513U (en) | Detection circuit | |
| JPS6239300U (en) | ||
| JPH02143844U (en) | ||
| JPS6025240U (en) | frequency conversion circuit | |
| JPS6355631U (en) | ||
| JPS63105880U (en) | ||
| JPS6140043U (en) | Differential A/D converter | |
| JPS59140520U (en) | electronic volume | |
| JPS6286740U (en) | ||
| JPH01175035U (en) | ||
| JPS60120368U (en) | Power frequency detection circuit | |
| JPS6335324U (en) | ||
| JPS60127568U (en) | Duty ratio measurement circuit | |
| JPS60158161U (en) | frequency/voltage converter | |
| JPS61193381U (en) | ||
| JPS60170834U (en) | Reset circuit for microcomputer | |
| JPH021928U (en) | ||
| JPS61149414U (en) |