JPS6436136A - Multiplex signal separating circuit - Google Patents

Multiplex signal separating circuit

Info

Publication number
JPS6436136A
JPS6436136A JP19181587A JP19181587A JPS6436136A JP S6436136 A JPS6436136 A JP S6436136A JP 19181587 A JP19181587 A JP 19181587A JP 19181587 A JP19181587 A JP 19181587A JP S6436136 A JPS6436136 A JP S6436136A
Authority
JP
Japan
Prior art keywords
ram
rom
multiplex signal
separation
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP19181587A
Other languages
Japanese (ja)
Other versions
JPH071880B2 (en
Inventor
Takayuki Aoki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP19181587A priority Critical patent/JPH071880B2/en
Publication of JPS6436136A publication Critical patent/JPS6436136A/en
Publication of JPH071880B2 publication Critical patent/JPH071880B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Time-Division Multiplex Systems (AREA)

Abstract

PURPOSE:To reduce the number of components of the titled separating circuit by adopting software processing for the processing of separating and outputting a multiplex signal, and writing the software into a ROM. CONSTITUTION:The titled circuit consists of a RAM 3 storing data in terms of multiplex signals inputted in the past, a ROM 4 outputting separation signals 108-112 from a multiplex signal 101, a separation address 102 and outputs 103-107 of the RAM 3, a filp-flop 5 adjusting an output timing of the separation signals 108-112, and a buffer 6 delivering its output to the RAM 3. The ROM 4 rewrites a data corresponding to the separation address 102 among data inputted from the RAM 3 and outputs a data representing a new operating state of the line. Since the processing executed by using lots of gate circuits in a conventional circuit is implemented by employing simple hardware such as a ROM and a RAM in such a way, the number of components is reduced.
JP19181587A 1987-07-30 1987-07-30 Multiple signal separation circuit Expired - Lifetime JPH071880B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19181587A JPH071880B2 (en) 1987-07-30 1987-07-30 Multiple signal separation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19181587A JPH071880B2 (en) 1987-07-30 1987-07-30 Multiple signal separation circuit

Publications (2)

Publication Number Publication Date
JPS6436136A true JPS6436136A (en) 1989-02-07
JPH071880B2 JPH071880B2 (en) 1995-01-11

Family

ID=16280984

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19181587A Expired - Lifetime JPH071880B2 (en) 1987-07-30 1987-07-30 Multiple signal separation circuit

Country Status (1)

Country Link
JP (1) JPH071880B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7922473B2 (en) 2004-05-05 2011-04-12 Fabio Perini S.P.A. Roller with interchangeable sleeve for embossing units and embossing units comprising said roller

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7922473B2 (en) 2004-05-05 2011-04-12 Fabio Perini S.P.A. Roller with interchangeable sleeve for embossing units and embossing units comprising said roller
JP4857265B2 (en) * 2004-05-05 2012-01-18 フアビオ・ペリニ・ソシエタ・ペル・アチオーニ Roller with replaceable sleeve for embossing unit and embossing unit with said roller

Also Published As

Publication number Publication date
JPH071880B2 (en) 1995-01-11

Similar Documents

Publication Publication Date Title
JPH0410111B2 (en)
JPS6471338A (en) Circuit device for evaluating control signal
JPS5477042A (en) Data switching input equipment
JPS56137776A (en) Ghost eliminating device
JPS6489765A (en) Noise reduction circuit
JPS57196334A (en) Memory interface
JPS6432397A (en) Memory cartridge for picture
JPS6418332A (en) Timing extraction circuit
JPS6472653A (en) Digital talkie trunk
JPS6453396A (en) Output buffer circuit
JPS55157003A (en) Output control unit
EP0264740A3 (en) Time partitioned bus arrangement
JPS6476251A (en) Data bus terminal equipment
JPS6441517A (en) Input buffer circuit
JPS5528105A (en) Interruption processing system
JPS57109003A (en) Interface element of electronic controller for internal combustion engine
JPS5664581A (en) Character broadcast receiver
JPS56166530A (en) Bus controlling circuit for information processor
JPS54162419A (en) Data input device
JPS61116416A (en) Two-multiplying clock extracting circuit
JPS6429144A (en) Packet switch using ram arbiter
JPS6425239A (en) Method for switching execution mode of processor
JPS6444175A (en) Synchronizing signal processing circuit
JPS57117035A (en) Data transfer device of asynchronous device
JPS5489538A (en) Rom output control system