JPS643959U - - Google Patents

Info

Publication number
JPS643959U
JPS643959U JP9822287U JP9822287U JPS643959U JP S643959 U JPS643959 U JP S643959U JP 9822287 U JP9822287 U JP 9822287U JP 9822287 U JP9822287 U JP 9822287U JP S643959 U JPS643959 U JP S643959U
Authority
JP
Japan
Prior art keywords
data
trace
memory
microprocessor
address counter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9822287U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP9822287U priority Critical patent/JPS643959U/ja
Publication of JPS643959U publication Critical patent/JPS643959U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の動作原理を示す図、第2図は
トレース・メモリへの記録状態を示す説明図、第
3図は本考案に係るマイクロプロセツサ・アナラ
イザの一実施例を示す構成図、第4図はブレーク
時の不要データのサンプル状態を説明するための
図、第5図はSTUBを実行した場合の不要デー
タのサンプル状態を説明するための図である。 1…ターゲツトμP、2…STUB検出回路、
3…メモリ・アドレス・カウンタ、4…タイミン
グ回路、5…トレース・メモリ、6…コントロー
ルCPU、7〜10…3ステート・バツフア、1
1…ターゲツトμPバス、12…コントロールC
PUバス、13…表示装置。
FIG. 1 is a diagram showing the operating principle of the present invention, FIG. 2 is an explanatory diagram showing the state of recording in the trace memory, and FIG. 3 is a configuration diagram showing an embodiment of the microprocessor analyzer according to the present invention. , FIG. 4 is a diagram for explaining the sample state of unnecessary data at the time of a break, and FIG. 5 is a diagram for explaining the sample state of unnecessary data when STUB is executed. 1...Target μP, 2...STUB detection circuit,
3...Memory address counter, 4...Timing circuit, 5...Trace memory, 6...Control CPU, 7-10...3-state buffer, 1
1...Target μP bus, 12...Control C
PU bus, 13...Display device.

Claims (1)

【実用新案登録請求の範囲】 ターゲツト・マイクロプロセツサのバス信号が
予め設定された条件に一致した場合、トレース・
メモリへの記録動作を制御すると共にメモリ・ア
ドレス・カウンタの計数動作を制御する信号を出
力するSTUB検出回路と、ターゲツト・マイク
ロプロセツサの出力するバス・データからバスサ
イクルに同期したサンプル・クロツクを前記メモ
リ・アドレス・カウンタに与えるタイミング回路
と、前記メモリ・アドレス・カウンタの出力する
アドレスに前記ターゲツト・マイクロプロセツサ
のバス・データを記録するトレース・メモリを備
え、データをサンプルして順次トレース・メモリ
に記憶し、得られたトレース・データを参照して
ターゲツト・マイクロプロセツサの動作を解析す
ることができるように構成されたマイクロプロセ
ツサ・アナライザにおいて、 前記ターゲツト・マイクロプロセツサにブレー
クがかかつた場合、トレース・メモリに記憶され
たトレース・データ中、ターゲツト・マイクロプ
ロセツサの種類および割り込みの種類に応じてブ
レーク・ポイントから所定数のデータだけ遡つて
特定ビツトの内容を書き換える処理を行う手段と
、 前記トレース・データの表示の際には、前記特
定ビツトが書き換えられたトレース・データにつ
いては表示の対象から除外する手段 を具備したことを特徴とするマイクロプロセツ
サ・アナライザ。
[Claims for Utility Model Registration] If the bus signal of the target microprocessor matches a preset condition, the trace
A STUB detection circuit that outputs a signal that controls the recording operation to the memory and the counting operation of the memory address counter, and a sample clock that is synchronized with the bus cycle from the bus data output from the target microprocessor. The memory address counter includes a timing circuit that supplies data to the memory address counter, and a trace memory that records bus data of the target microprocessor at the address output from the memory address counter, and samples the data and sequentially traces the data. In a microprocessor analyzer configured to be able to analyze the operation of a target microprocessor by referring to trace data stored in a memory and obtained, a break occurs in the target microprocessor. If this occurs, a process is performed to rewrite the contents of specific bits in the trace data stored in the trace memory by going back a predetermined number of data from the break point, depending on the type of target microprocessor and the type of interrupt. A microprocessor analyzer comprising: means for excluding trace data in which the specific bit has been rewritten from display when displaying the trace data.
JP9822287U 1987-06-26 1987-06-26 Pending JPS643959U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9822287U JPS643959U (en) 1987-06-26 1987-06-26

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9822287U JPS643959U (en) 1987-06-26 1987-06-26

Publications (1)

Publication Number Publication Date
JPS643959U true JPS643959U (en) 1989-01-11

Family

ID=31324293

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9822287U Pending JPS643959U (en) 1987-06-26 1987-06-26

Country Status (1)

Country Link
JP (1) JPS643959U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02267416A (en) * 1989-04-07 1990-11-01 Matsushita Electric Ind Co Ltd liquid fuel combustion equipment

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02267416A (en) * 1989-04-07 1990-11-01 Matsushita Electric Ind Co Ltd liquid fuel combustion equipment

Similar Documents

Publication Publication Date Title
JPS5840772B2 (en) Data comparison match display method
JPS63163539U (en)
JPH0172651U (en)
JPS6128144A (en) Executing device of tracing
JPS60139280U (en) pulse monitoring device
JP2786033B2 (en) Time measuring device
JP2990099B2 (en) Trace buffer control method
JPS6027335U (en) electronic thermometer
JPS5835646A (en) Operation analyzing device for central processing system
JPS60139293U (en) timer device
JP2550592B2 (en) Microprocessor development support device
JPS587235U (en) program timer device
JPH08247797A (en) Trigger level-variable digital data long-hour recording apparatus
JPS59161716A (en) Timer control system of information processor
US12132815B2 (en) Method of calibrating a clock signal, and corresponding electronic device and system
JPH02116357U (en)
JPH04310138A (en) Debugging method for data transmitter
JPH04248386A (en) Real time controller
JPS59126341U (en) Electronic cash register with clock
JPS60139294U (en) timer device
JPS59149033U (en) electronic thermometer
JPS59124332U (en) electronic thermometer
JPH02228120A (en) Pulse generator
JPH0171632U (en)
JPS60173862U (en) signal measurement device