JPS6442155A - Semiconductor chip carrier package - Google Patents

Semiconductor chip carrier package

Info

Publication number
JPS6442155A
JPS6442155A JP62198277A JP19827787A JPS6442155A JP S6442155 A JPS6442155 A JP S6442155A JP 62198277 A JP62198277 A JP 62198277A JP 19827787 A JP19827787 A JP 19827787A JP S6442155 A JPS6442155 A JP S6442155A
Authority
JP
Japan
Prior art keywords
pattern
ceramic plate
semiconductor chip
internal
lamination
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62198277A
Other languages
Japanese (ja)
Inventor
Shigeru Kubota
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62198277A priority Critical patent/JPS6442155A/en
Publication of JPS6442155A publication Critical patent/JPS6442155A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

PURPOSE:To prevent a lamination defect due to lack of adhesion at a lamination interface of a ceramic plate without requiring the introduction toward a lateral pattern using the lamination interface of the ceramic plate, by introducing an internal pattern to the rear pattern by a through hole pattern. CONSTITUTION:A semiconductor chip carrier package has a through hole pattern 15 penetrating a ceramic plate in a direction of thickness for introducing an internal pattern to a rear pattern. More specifically, a semiconductor chip 10 is connected to an internal pattern 14 formed on the inside surface of the ceramic plate and the internal pattern 14 is connected to the rear pattern 16 of the ceramic plate through the through hole pattern 15 penetrating the ceramic pattern. Therefore, the internal pattern is not introduced through the lamination interface of the ceramic plate, airtight defect is not generated in the lamination portion of the ceramic plate constituting a sidewall of a package.
JP62198277A 1987-08-10 1987-08-10 Semiconductor chip carrier package Pending JPS6442155A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62198277A JPS6442155A (en) 1987-08-10 1987-08-10 Semiconductor chip carrier package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62198277A JPS6442155A (en) 1987-08-10 1987-08-10 Semiconductor chip carrier package

Publications (1)

Publication Number Publication Date
JPS6442155A true JPS6442155A (en) 1989-02-14

Family

ID=16388449

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62198277A Pending JPS6442155A (en) 1987-08-10 1987-08-10 Semiconductor chip carrier package

Country Status (1)

Country Link
JP (1) JPS6442155A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0550731U (en) * 1991-12-05 1993-07-02 オリジン電気株式会社 Insulating substrate, semiconductor device and circuit device using the same
JP2000183230A (en) * 1998-12-17 2000-06-30 Kyocera Corp Mounting structure of high frequency circuit package

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0550731U (en) * 1991-12-05 1993-07-02 オリジン電気株式会社 Insulating substrate, semiconductor device and circuit device using the same
JP2000183230A (en) * 1998-12-17 2000-06-30 Kyocera Corp Mounting structure of high frequency circuit package

Similar Documents

Publication Publication Date Title
MY103389A (en) A process for the preparation of aluminoxanes
EP0236123A3 (en) A semiconductor device and method for preparing the same
JPS6473669A (en) Semiconductor integrated circuit
JPS645026A (en) Bonding tool
JPS6442155A (en) Semiconductor chip carrier package
JPS5680141A (en) Manufacture device of semiconductor
JPS5278382A (en) Semiconductor device
JPS5379378A (en) Semoconductor davice and its production
JPS53124077A (en) Chucking for wafer
JPS6473739A (en) Table for wafer mounting
JPS6441255A (en) Multi-chip package
JPS6453559A (en) Manufacture of semiconductor device
JPS6480054A (en) Resin sealed semiconductor device
JPS535571A (en) Circuit block and its manufacture
JPS5412265A (en) Production of semiconductor elements
JPS55127029A (en) Semiconductor device
JPS5263674A (en) Semiconductor device
JPS5325350A (en) Dicing method of semiconductor substrates
JPS645025A (en) Integrated circuit package
JPS538058A (en) Production of semiconductor device
JPS6428831A (en) Hybrid ic
JPS539488A (en) Production of semiconductor device
JPS5779646A (en) Semiconductor wafer
JPS6482553A (en) Semiconductor device
JPS5270752A (en) Manufacture of semiconductor device