JPS6449975U - - Google Patents
Info
- Publication number
- JPS6449975U JPS6449975U JP14460687U JP14460687U JPS6449975U JP S6449975 U JPS6449975 U JP S6449975U JP 14460687 U JP14460687 U JP 14460687U JP 14460687 U JP14460687 U JP 14460687U JP S6449975 U JPS6449975 U JP S6449975U
- Authority
- JP
- Japan
- Prior art keywords
- image data
- display
- frame memory
- memory
- stored
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 5
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
Landscapes
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
- Closed-Circuit Television Systems (AREA)
- Controls And Circuits For Display Device (AREA)
Description
第１図は本考案によるシユミレータ装置の一実
施例を示す系統図、第２図はそのデイスプレイ回
路を示すブロツク図、第３図は従来のシユミレー
タ装置の従来例を示す系統図、第４図はそのデイ
スプレイ回路を示すブロツク図である。
１Ａ……パイロツト、１Ｂ……管制官、２Ａ，
２Ｂ……陰極線管（ＣＲＴ）、３，１１……シユ
ミレータ装置、４Ａ，４Ｂ……入力装置、５Ａ，
５Ｂ，１３……デイスプレイ回路、６，１６……
画像データメモリ、７，１４……回線制御表示制
御用中央処理ユニツト（ＣＰＵ）、８，８Ａ，８
Ｂ……フレームメモリ、９，９Ａ，９Ｂ……同期
信号発生回路、１０，１０Ａ，１０Ｂ……デイジ
タルアナログ変換回路、１２……ホストコンピユ
ータ。
FIG. 1 is a system diagram showing an embodiment of a simulator device according to the present invention, FIG. 2 is a block diagram showing its display circuit, FIG. 3 is a system diagram showing a conventional example of a conventional simulator device, and FIG. 4 is a system diagram showing an example of a conventional simulator device. FIG. 2 is a block diagram showing the display circuit. 1A... Pilot, 1B... Controller, 2A,
2B...Cathode ray tube (CRT), 3, 11...Simulator device, 4A, 4B...Input device, 5A,
5B, 13... Display circuit, 6, 16...
Image data memory, 7, 14... Line control display control central processing unit (CPU), 8, 8A, 8
B... Frame memory, 9, 9A, 9B... Synchronization signal generation circuit, 10, 10A, 10B... Digital-to-analog conversion circuit, 12... Host computer.
Claims (1)
第１及び第２の表示装置に訓練生用及び教官用の
表示画像を表示するようになされたシユミレータ
装置において、 画像データメモリと、 上記画像データメモリに格納された画像データ
に基づいて作成された上記第１のデイスプレイの
表示画像データを格納する第１のフレームメモリ
と、 上記画像データメモリに格納された画像データ
に基づいて作成された上記第２のデイスプレイの
表示画像データを格納する第２のフレームメモリ
と、 上記第１のフレームメモリに格納された表示画
像データを読み出して上記第１の表示装置に出力
する第１の画像データ出力回路と、 上記第２のフレームメモリに格納された表示画
像データを読み出して上記第２の表示装置に出力
する第２の画像データ出力回路と を具えることを特徴とするシユミレータ装置。[Claims for Utility Model Registration] In a simulator device having first and second display devices, and displaying images for trainees and instructors on the first and second display devices, respectively. , an image data memory; a first frame memory storing display image data of the first display created based on the image data stored in the image data memory; and an image stored in the image data memory. a second frame memory that stores display image data of the second display created based on the data; and a second frame memory that reads the display image data stored in the first frame memory and outputs it to the first display device. and a second image data output circuit that reads display image data stored in the second frame memory and outputs it to the second display device. simulator device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14460687U JPH0633496Y2 (en) | 1987-09-22 | 1987-09-22 | Simulator device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14460687U JPH0633496Y2 (en) | 1987-09-22 | 1987-09-22 | Simulator device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6449975U true JPS6449975U (en) | 1989-03-28 |
| JPH0633496Y2 JPH0633496Y2 (en) | 1994-08-31 |
Family
ID=31412459
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14460687U Expired - Lifetime JPH0633496Y2 (en) | 1987-09-22 | 1987-09-22 | Simulator device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0633496Y2 (en) |
-
1987
- 1987-09-22 JP JP14460687U patent/JPH0633496Y2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0633496Y2 (en) | 1994-08-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH02209100A (en) | Information processing system with stereo sound | |
| JP3024622B2 (en) | Image processing device | |
| JPH0633496Y2 (en) | Simulator device | |
| JPS61165592U (en) | ||
| JPS6235396U (en) | ||
| JPS63102410U (en) | ||
| JPH02119298U (en) | ||
| JP3024175B2 (en) | Multi-window display device | |
| JPS62233888A (en) | Graphic data display device | |
| JPH01127054U (en) | ||
| JPS61185128U (en) | ||
| JPS5866991A (en) | Cursor display control system | |
| JPS62167292U (en) | ||
| JPS5819305U (en) | Abnormal status display device | |
| JPH0197393U (en) | ||
| JPH047735A (en) | Video signal generating device | |
| JPS62118290U (en) | ||
| JPS60158246U (en) | Raster scan type display device | |
| JPH02128483U (en) | ||
| JPH0290584U (en) | ||
| JPS5975285A (en) | Display screen split control system | |
| JPH025794U (en) | ||
| JPS61171096U (en) | ||
| JPS62193296U (en) | ||
| JPH01210994A (en) | Data display system |