JPS6464471A - Special effect device - Google Patents

Special effect device

Info

Publication number
JPS6464471A
JPS6464471A JP14933688A JP14933688A JPS6464471A JP S6464471 A JPS6464471 A JP S6464471A JP 14933688 A JP14933688 A JP 14933688A JP 14933688 A JP14933688 A JP 14933688A JP S6464471 A JPS6464471 A JP S6464471A
Authority
JP
Japan
Prior art keywords
address
register
output
outputted
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14933688A
Other languages
Japanese (ja)
Other versions
JPH0212073B2 (en
Inventor
Mikio Shimizu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP14933688A priority Critical patent/JPS6464471A/en
Publication of JPS6464471A publication Critical patent/JPS6464471A/en
Publication of JPH0212073B2 publication Critical patent/JPH0212073B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Studio Circuits (AREA)

Abstract

PURPOSE:To form a multiwipe effect with a simple constitution by writing a TV video signal in the memory of the capacity of a horizontal scanning period width by a linear address and reading it with a modified address to a required degree. CONSTITUTION:The memory for storing the 1H of the TV video signal is written by the linear address outputted from a main address generator 5 cleared by a clear pulse from a terminal 2 for every 1H. When the output of this generator 5 coincides with the output of a register 6 to which the output of an adder 7 for adding the output of the register 6 and control data from a terminal 3 is applied, a clock pulse from a comparator 10 is outputted and supplied to the register 6. The address outputted from the register 6 and the address outputted from the generator 5 are processed in a subtracter 11 to form a repetitive reading address from zero to a constant value. The required part of the memory is repeatedly read by this address to form the multiwipe effect by the simple constitution.
JP14933688A 1988-06-17 1988-06-17 Special effect device Granted JPS6464471A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14933688A JPS6464471A (en) 1988-06-17 1988-06-17 Special effect device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14933688A JPS6464471A (en) 1988-06-17 1988-06-17 Special effect device

Publications (2)

Publication Number Publication Date
JPS6464471A true JPS6464471A (en) 1989-03-10
JPH0212073B2 JPH0212073B2 (en) 1990-03-16

Family

ID=15472880

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14933688A Granted JPS6464471A (en) 1988-06-17 1988-06-17 Special effect device

Country Status (1)

Country Link
JP (1) JPS6464471A (en)

Also Published As

Publication number Publication date
JPH0212073B2 (en) 1990-03-16

Similar Documents

Publication Publication Date Title
KR890017977A (en) Video signal conversion device
ATE24617T1 (en) DIRECT ACCESS STORAGE ARRANGEMENTS.
KR900004171A (en) All-in-one video recorder
GB2098021B (en) Digital television apparatuses
JPS5780880A (en) Video signal reproducing device
EP0785682A4 (en) Letter box converter
KR910015999A (en) Semiconductor memory device
KR860009391A (en) Time base error correction device
JPS6464471A (en) Special effect device
KR900002636A (en) Video signal processing circuit
KR970073010A (en) Digital signal processing equipment
KR950005016A (en) Playback error correction circuit of video playback system
JPS644972A (en) Digital video-tape recorder memory device
KR920007813A (en) Frame-adaptive line memory controller and method
KR910019022A (en) Image signal processing method and device
EP0314524A3 (en) Digital data processor having data-unscrambling function
DE69434596D1 (en) Interrupt-controlled sound data processing device
TW355901B (en) Image signal processing apparatus
JPS5620391A (en) Two-screen television receiver
KR0147666B1 (en) Display signal control apparatus for video display system
JPS5718168A (en) Key signal generation device
JPS57178573A (en) Scanning data storing method of linear scanner
TW259868B (en) Delay circuit
KR940023196A (en) Image memory circuit for digital processing of interlaced video signals
JPS6468092A (en) Digital video signal processing circuit