JPS647264A - Circuit design supporting device - Google Patents

Circuit design supporting device

Info

Publication number
JPS647264A
JPS647264A JP62163145A JP16314587A JPS647264A JP S647264 A JPS647264 A JP S647264A JP 62163145 A JP62163145 A JP 62163145A JP 16314587 A JP16314587 A JP 16314587A JP S647264 A JPS647264 A JP S647264A
Authority
JP
Japan
Prior art keywords
wiring pattern
clearance
circuit designing
advance
executed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62163145A
Other languages
Japanese (ja)
Inventor
Masaru Hiraoka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP62163145A priority Critical patent/JPS647264A/en
Publication of JPS647264A publication Critical patent/JPS647264A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To remarkably shorten a time and to improve a designing efficiency by executing a clearance rule check only relating to a part different from the wiring pattern of a circuit designing plan prepared in advance out of the wiring pattern of the new circuit designing plan. CONSTITUTION:Out of the wiring pattern of a new circuit designing plan obtained by partially changing the wiring pattern of the circuit designing plan prepared in advance, a control is executed so that a clearance rule check can be executed only concerning a part different from the wiring pattern of the circuit designing plan prepared in advance. Namely, a close distance between two patterns is computed by a close distance computing part 13 and the close distance between patterns and the clearance are compared by a clearance infringement deciding part 14 and whether the clearance infringement occurs or not is investigated. Thus, since the clearance rule check is executed only concerning the part different from the wiring pattern of the circuit designing plan prepared in advance out of the wiring pattern of the new circuit designing pattern, the time necessary for the processing is remarkably shortened.
JP62163145A 1987-06-30 1987-06-30 Circuit design supporting device Pending JPS647264A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62163145A JPS647264A (en) 1987-06-30 1987-06-30 Circuit design supporting device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62163145A JPS647264A (en) 1987-06-30 1987-06-30 Circuit design supporting device

Publications (1)

Publication Number Publication Date
JPS647264A true JPS647264A (en) 1989-01-11

Family

ID=15768072

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62163145A Pending JPS647264A (en) 1987-06-30 1987-06-30 Circuit design supporting device

Country Status (1)

Country Link
JP (1) JPS647264A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03250265A (en) * 1990-02-28 1991-11-08 Hitachi Ltd Method and device for supporting wiring design
JPH04130966A (en) * 1990-09-21 1992-05-01 Nec Corp Cad system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03250265A (en) * 1990-02-28 1991-11-08 Hitachi Ltd Method and device for supporting wiring design
JPH04130966A (en) * 1990-09-21 1992-05-01 Nec Corp Cad system

Similar Documents

Publication Publication Date Title
DE69032640D1 (en) Logic compiler for designing circuit models
FI920421A7 (en) Through-contacted circuit board with resist and method for manufacturing same
JPS5274185A (en) Program-driven contour processing machines
DE3789999D1 (en) Photoresist process for reactive ion etching of metal patterns for semiconductor components.
DE69020023D1 (en) Fine pattern manufacturing process.
ATE110869T1 (en) GAMES.
JPS52151487A (en) Process control system in electronic computer
JPS5222426A (en) Method of installing interface circuit section
JPS5325382A (en) Wiring method of lsi
JPS5492190A (en) Integrated circuit
JPS5360168A (en) Integrated circuit having input-output pin patterns that can be highlyintegrated
JPS5526620A (en) Electronic beam exposure device
JPS52104883A (en) Manufacture for semiconductor device
DK473687A (en) PROCEDURE TO GIVE ACCESS TO RULES APPLIED IN THE SYNTHESIS OF LOGICAL CIRCUIT PATTERNS.
JPS5687322A (en) Manufacture of semiconductor device
JPS57153381A (en) Linkage processing method
JPS57166034A (en) Positioning method
DE68923099D1 (en) Checking printed circuit boards with multiple patterns.
JPS52125275A (en) Variable capacitance chip and its preparing process
Pulat Computer integrated manufacturing at the AT & T Oklahoma City Works.
JPS51126779A (en) Fine pattern processing method
JPS5340280A (en) Manufacture of semiconductor unit
JPS5316884A (en) Process for making connection wires
JPS5793546A (en) Integrated circuit device
JPS52130288A (en) Patterning method