JPS6474657A - Microcomputer - Google Patents

Microcomputer

Info

Publication number
JPS6474657A
JPS6474657A JP62233119A JP23311987A JPS6474657A JP S6474657 A JPS6474657 A JP S6474657A JP 62233119 A JP62233119 A JP 62233119A JP 23311987 A JP23311987 A JP 23311987A JP S6474657 A JPS6474657 A JP S6474657A
Authority
JP
Japan
Prior art keywords
bus
stand
state
circuit
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62233119A
Other languages
Japanese (ja)
Other versions
JPH0561669B2 (en
Inventor
Hideyo Kanayama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62233119A priority Critical patent/JPS6474657A/en
Publication of JPS6474657A publication Critical patent/JPS6474657A/en
Publication of JPH0561669B2 publication Critical patent/JPH0561669B2/ja
Granted legal-status Critical Current

Links

Classifications

    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Information Transfer Systems (AREA)

Abstract

PURPOSE:To reduce power consumption by performing bus opening control based on an oscillation stop control circuit and a bus opening request signal to enable the bus open control even in case of stop of original oscillation of an oscillating circuit at the time of the stand-by state. CONSTITUTION:When a bus opening request signal HLDR is inputted at the time of the stand-by state, an AND gate 107 is activated and a FF 111 is set to output a bus opening permission signal HLDA. Simultaneously, an address bus ADRS and a data bus DATA of a CPU 101 are set to high impedance and busses are opened to the other devices. When an interruption request signal INTR is inputted at the time of the stand-by state, an oscillation stop circuit 105 is inactivated and an oscillating circuit 102 is operated, and various timings 104 are outputted from a timing signal generating circuit 103, and the CPU 101 starts a prescribed operation based on an interruption request. Thus, the bus open control is performed even in the stand-by state to reduce the power consumption.
JP62233119A 1987-09-16 1987-09-16 Microcomputer Granted JPS6474657A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62233119A JPS6474657A (en) 1987-09-16 1987-09-16 Microcomputer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62233119A JPS6474657A (en) 1987-09-16 1987-09-16 Microcomputer

Publications (2)

Publication Number Publication Date
JPS6474657A true JPS6474657A (en) 1989-03-20
JPH0561669B2 JPH0561669B2 (en) 1993-09-06

Family

ID=16950060

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62233119A Granted JPS6474657A (en) 1987-09-16 1987-09-16 Microcomputer

Country Status (1)

Country Link
JP (1) JPS6474657A (en)

Also Published As

Publication number Publication date
JPH0561669B2 (en) 1993-09-06

Similar Documents

Publication Publication Date Title
TW368656B (en) Semiconductor memory device using asynchronous signal
KR900006842A (en) Power consumption reduction device of computer system
KR900003722A (en) Timer device
EP0285329A3 (en) Dual-port timing controller
KR900003723A (en) Microprocessors and Integrated Circuit Devices
EP0276794A3 (en) Data input circuit having latch circuit
KR920010402A (en) Power saving method of portable data terminal and device thereof
JPS6474657A (en) Microcomputer
KR870002522A (en) Data processing device
JPS55157022A (en) Output circuit for microcomputer
KR100446282B1 (en) System bus interface circuit
JPS5578322A (en) Input/output circuit of microcomputer
KR950014374B1 (en) Dma recognizing signal generating circuit
JPS57176600A (en) One chip microcomputer
FR2416509A1 (en) Digital data transfer device - has control unit comprising clock coupled to random access instruction store and register
JPS6448160A (en) Serial interface control system
JPS6488653A (en) Memory access control device
JPS6419451A (en) Microprocessor
JPS6433659A (en) Bus timing control system
JPS6448297A (en) Dram controller
JPS54133847A (en) Control system of memory unit
JPS57158079A (en) Address control system
JPS6421789A (en) Semiconductor memory device
JPS56143064A (en) Memory device
JPS57162197A (en) Memory device