JPS6484994A - Signal processor - Google Patents
Signal processorInfo
- Publication number
- JPS6484994A JPS6484994A JP24163187A JP24163187A JPS6484994A JP S6484994 A JPS6484994 A JP S6484994A JP 24163187 A JP24163187 A JP 24163187A JP 24163187 A JP24163187 A JP 24163187A JP S6484994 A JPS6484994 A JP S6484994A
- Authority
- JP
- Japan
- Prior art keywords
- rom
- cpu
- dsp
- roms
- signal processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
- Exchange Systems With Centralized Control (AREA)
Abstract
PURPOSE:To easily cope with system extension by providing a CPU sending/ receiving a signal to/from an information network and plural ROMs and providing a synchronizing circuit designating a signal processing program, together with selecting the ROM. CONSTITUTION:A DSP 21 is connected to a PCM highway 20 and an address bus and a data bus are connected to 3 ROMs 24, 25, 26. Plural signal processing programs to be executed by the DSP 21 are stored in each ROM. A host CPU 27 controls entirely the information network comprising the PCM highway 20. A synchronizing circuit 28 selects one ROM storing the signal processing program to be executed by the DSP 21 among the three ROMS 24-26 based on a command of the CPU 27. Thus, one program in response to the command of the CPU 27 is designated from the plural programs stored in the ROM. Thus, increase/decrease in adding or eliminating the program is facilitated.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24163187A JPS6484994A (en) | 1987-09-26 | 1987-09-26 | Signal processor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24163187A JPS6484994A (en) | 1987-09-26 | 1987-09-26 | Signal processor |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6484994A true JPS6484994A (en) | 1989-03-30 |
Family
ID=17077189
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP24163187A Pending JPS6484994A (en) | 1987-09-26 | 1987-09-26 | Signal processor |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6484994A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH036430A (en) * | 1989-06-05 | 1991-01-11 | Chino Corp | Thermography apparatus |
| WO2009125129A2 (en) | 2008-03-25 | 2009-10-15 | Sprainnov | Spray method and head, associated method and device for producing a pulverulent product |
| JP4871723B2 (en) * | 2003-09-02 | 2012-02-08 | コミッサリア ア レネルジー アトミーク エ オ ゼネルジ ザルタナテイヴ | Canister handling equipment |
-
1987
- 1987-09-26 JP JP24163187A patent/JPS6484994A/en active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH036430A (en) * | 1989-06-05 | 1991-01-11 | Chino Corp | Thermography apparatus |
| JP4871723B2 (en) * | 2003-09-02 | 2012-02-08 | コミッサリア ア レネルジー アトミーク エ オ ゼネルジ ザルタナテイヴ | Canister handling equipment |
| WO2009125129A2 (en) | 2008-03-25 | 2009-10-15 | Sprainnov | Spray method and head, associated method and device for producing a pulverulent product |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0240145A3 (en) | Processor-selection system | |
| EP0384569A3 (en) | Memory block address determination circuit | |
| EP0358300A3 (en) | Extended input/output circuit board addressing system | |
| EP0309330A3 (en) | Access priority control system for main storage for computer | |
| JPS6413634A (en) | Virtual computer system | |
| JPS55154851A (en) | Data transmission system | |
| JPS55162130A (en) | Program control system of terminal equipment | |
| EP0852358A3 (en) | Improvements in or relating to digital processors | |
| JPS5696350A (en) | Memory extension system | |
| JPS54157447A (en) | Automatic control unit | |
| JPS6449498A (en) | System for designating program | |
| JPS641049A (en) | Parallel computer | |
| JPS6314175U (en) | ||
| JPS5654561A (en) | Memory interleaving control system | |
| JPS6243408Y2 (en) | ||
| JPS6425239A (en) | Method for switching execution mode of processor | |
| JPS54102928A (en) | Data reading out control system | |
| EP0366458A3 (en) | Data processing system wherein a simple peripheral control arrangement enables a cpu to access an enlarged address area | |
| JPS57114966A (en) | Computer system | |
| DE3851210D1 (en) | Data bus control of ROM units in an information processing arrangement. | |
| JPH0350245U (en) | ||
| 落合萌 et al. | 31a-A7-2 Stochastic Approach to the Deterministic Equation in the Case of Macroscopic Fluctuations | |
| JPS6410377A (en) | Inter-module communication system | |
| JPS544510A (en) | Combined trunk system between two wires and four wires | |
| JPS5599646A (en) | Memory extension system |