JPS648503B2 - - Google Patents

Info

Publication number
JPS648503B2
JPS648503B2 JP54016781A JP1678179A JPS648503B2 JP S648503 B2 JPS648503 B2 JP S648503B2 JP 54016781 A JP54016781 A JP 54016781A JP 1678179 A JP1678179 A JP 1678179A JP S648503 B2 JPS648503 B2 JP S648503B2
Authority
JP
Japan
Prior art keywords
circuit
output
signal
address
storage circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54016781A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55109056A (en
Inventor
Tetsumasa Ooyama
Ryoichi Shinoda
Toshihiko Tsunoda
Toshihiko Wakahara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
NTT Inc
Original Assignee
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Nippon Telegraph and Telephone Corp filed Critical Fujitsu Ltd
Priority to JP1678179A priority Critical patent/JPS55109056A/ja
Publication of JPS55109056A publication Critical patent/JPS55109056A/ja
Publication of JPS648503B2 publication Critical patent/JPS648503B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Synchronisation In Digital Transmission Systems (AREA)
  • Computer And Data Communications (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Communication Control (AREA)
JP1678179A 1979-02-16 1979-02-16 Data process system Granted JPS55109056A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1678179A JPS55109056A (en) 1979-02-16 1979-02-16 Data process system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1678179A JPS55109056A (en) 1979-02-16 1979-02-16 Data process system

Publications (2)

Publication Number Publication Date
JPS55109056A JPS55109056A (en) 1980-08-21
JPS648503B2 true JPS648503B2 (da) 1989-02-14

Family

ID=11925726

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1678179A Granted JPS55109056A (en) 1979-02-16 1979-02-16 Data process system

Country Status (1)

Country Link
JP (1) JPS55109056A (da)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62147832A (ja) * 1985-12-23 1987-07-01 Kokusai Electric Co Ltd フレ−ム同期方法

Also Published As

Publication number Publication date
JPS55109056A (en) 1980-08-21

Similar Documents

Publication Publication Date Title
US3997879A (en) Fault processor for programmable controller with remote I/O interface racks
JPH0561667B2 (da)
US4750150A (en) I/O scanner for an industrial control
JPH03101436A (ja) 多点通信システムおよびその通信方法と出力回路
KR860001438B1 (ko) 페이저 수신기
JPS648503B2 (da)
US5036320A (en) Smart multiple switch scanner, single wire bus multiplex system therefor
US4959831A (en) Single wire bus smart keypad controller system
US4682167A (en) Data transfer system for numerically controlled equipment
JPS6031374B2 (ja) デ−タ伝送装置
GB2203578A (en) Information monitoring control system
EP0225720B1 (en) Integrated circuit devices
US4627059A (en) Circuit arrangement for telecommunications systems, particularly telephone switching systems, having data protection by way of parity bits
US3995257A (en) Sequential control system
SU857994A1 (ru) Устройство дл определени старшинства операций
JPH0254719B2 (da)
SU532870A1 (ru) Устройство дл отображени информации
KR100240963B1 (ko) 피엘씨 장치 및 제어방법
KR910006319B1 (ko) 학습형 리모콘신호 예약 송출방법
JPH0447855B2 (da)
US5175846A (en) Clock device for serial bus derived from an address bit
KR980007812A (ko) 복수개의 세트 원격 제어 시스템 및 그 방법
JPH07295786A (ja) 直並列データ変換装置
JPS6327729B2 (da)
JPH0554316B2 (da)