JPS6486549A - Output buffer circuit - Google Patents
Output buffer circuitInfo
- Publication number
- JPS6486549A JPS6486549A JP62245574A JP24557487A JPS6486549A JP S6486549 A JPS6486549 A JP S6486549A JP 62245574 A JP62245574 A JP 62245574A JP 24557487 A JP24557487 A JP 24557487A JP S6486549 A JPS6486549 A JP S6486549A
- Authority
- JP
- Japan
- Prior art keywords
- output
- mosfet
- gate
- output node
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000001808 coupling effect Effects 0.000 abstract 1
- 230000007257 malfunction Effects 0.000 abstract 1
Landscapes
- Logic Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
- Electronic Switches (AREA)
Abstract
PURPOSE:To prevent the malfunction of a system due to the generation of noises in an output buffer circuit by respectively forming capacitances between an output node and a gate terminal at an output stage and between the output node and an input terminal for a logic gate at a pre-stage and applying feedback to the gate input side from the output terminal side. CONSTITUTION:When an output data signal d' changes from a high level to a low level, the VSS side MOSFET Q2 is turned ON and an output signal rises, the potential fluctuation of an output node n0 is transmitted over a gate terminal for the MOSFET Q2 by the coupling action between the output node n0 and the gate terminal for the MOSFET Q2, and gate voltage Va instantaneously drops. Accordingly, when the MOSFET Q2 is operated in the direction of cutoff, currents extracting the charges of a load capacitance CL are reduced and there is no capacitance C1, an output signal Vout quickly falls as shown in a solid line, but the output signal Vout gradually falls as shown in a broken line, and noises due to supply voltage VSS are lowered.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62245574A JPS6486549A (en) | 1987-09-28 | 1987-09-28 | Output buffer circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62245574A JPS6486549A (en) | 1987-09-28 | 1987-09-28 | Output buffer circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6486549A true JPS6486549A (en) | 1989-03-31 |
Family
ID=17135746
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62245574A Pending JPS6486549A (en) | 1987-09-28 | 1987-09-28 | Output buffer circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6486549A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03135218A (en) * | 1989-10-10 | 1991-06-10 | Internatl Business Mach Corp <Ibm> | Cmos driving circuit |
| WO1991020130A1 (en) * | 1990-06-20 | 1991-12-26 | Oki Electric Industry Co., Ltd. | Output buffer circuit |
| US5334889A (en) * | 1990-06-20 | 1994-08-02 | Oki Electric Industry, Co., Ltd. | CMOS output buffer circuit with less noise |
| US6320432B1 (en) | 2000-03-30 | 2001-11-20 | Mitsubishi Denki Kabushiki Kaisha | Output buffer circuit |
| JP2019161382A (en) * | 2018-03-12 | 2019-09-19 | ローム株式会社 | Amplifier circuit, and semiconductor device and driver device related to amplifier circuit |
-
1987
- 1987-09-28 JP JP62245574A patent/JPS6486549A/en active Pending
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03135218A (en) * | 1989-10-10 | 1991-06-10 | Internatl Business Mach Corp <Ibm> | Cmos driving circuit |
| WO1991020130A1 (en) * | 1990-06-20 | 1991-12-26 | Oki Electric Industry Co., Ltd. | Output buffer circuit |
| US5334889A (en) * | 1990-06-20 | 1994-08-02 | Oki Electric Industry, Co., Ltd. | CMOS output buffer circuit with less noise |
| US6320432B1 (en) | 2000-03-30 | 2001-11-20 | Mitsubishi Denki Kabushiki Kaisha | Output buffer circuit |
| JP2019161382A (en) * | 2018-03-12 | 2019-09-19 | ローム株式会社 | Amplifier circuit, and semiconductor device and driver device related to amplifier circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69216142T2 (en) | Simplified output buffer circuit with low interference voltage | |
| US4379974A (en) | Delay stage for a clock generator | |
| EP0844737A3 (en) | Input buffer circuit and bidirectional buffer circuit for plural voltage systems | |
| EP0344604A3 (en) | Output circuit for use in a semiconductor ic | |
| US5510739A (en) | Circuit and method for enhancing logic transitions appearing on a line | |
| KR960011964B1 (en) | Output buffer device | |
| US4417163A (en) | Buffer circuits | |
| JPH0322728B2 (en) | ||
| US5796281A (en) | Input buffer circuit with hysteresis for noise control | |
| US4894559A (en) | Buffer circuit operable with reduced power consumption | |
| GB1370934A (en) | Electrical delay devices | |
| JPS6486549A (en) | Output buffer circuit | |
| IE880590L (en) | Apparatus and method for capacitor coupled complementary¹buffering | |
| KR950035091A (en) | Semiconductor integrated circuit | |
| US4199693A (en) | Compensated MOS timing network | |
| US6456120B1 (en) | Capacitor-coupling differential logic circuit | |
| EP0068892A2 (en) | Inverter circuit | |
| US4611134A (en) | Bootstrap driving circuit | |
| KR960006882B1 (en) | Precharge circuit | |
| KR850007721A (en) | Signal comparator and method and limiter and signal processor | |
| EP0170781A2 (en) | MOS dynamic memory device | |
| EP0342735B1 (en) | Circuit for generating a pulse-shaped signal | |
| JPH05291939A (en) | CMOS self boost circuit | |
| JPS617724A (en) | Bootstrap type inverter circuit | |
| JPH0322618A (en) | Output circuit |