JPS6486549A - Output buffer circuit - Google Patents
Output buffer circuitInfo
- Publication number
- JPS6486549A JPS6486549A JP62245574A JP24557487A JPS6486549A JP S6486549 A JPS6486549 A JP S6486549A JP 62245574 A JP62245574 A JP 62245574A JP 24557487 A JP24557487 A JP 24557487A JP S6486549 A JPS6486549 A JP S6486549A
- Authority
- JP
- Japan
- Prior art keywords
- output
- mosfet
- gate
- output node
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000001808 coupling effect Effects 0.000 abstract 1
- 230000007257 malfunction Effects 0.000 abstract 1
Landscapes
- Logic Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
- Electronic Switches (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62245574A JPS6486549A (en) | 1987-09-28 | 1987-09-28 | Output buffer circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62245574A JPS6486549A (en) | 1987-09-28 | 1987-09-28 | Output buffer circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6486549A true JPS6486549A (en) | 1989-03-31 |
Family
ID=17135746
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62245574A Pending JPS6486549A (en) | 1987-09-28 | 1987-09-28 | Output buffer circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6486549A (ja) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03135218A (ja) * | 1989-10-10 | 1991-06-10 | Internatl Business Mach Corp <Ibm> | Cmos駆動回路 |
| WO1991020130A1 (fr) * | 1990-06-20 | 1991-12-26 | Oki Electric Industry Co., Ltd. | Circuit-tampon de sortie |
| US5334889A (en) * | 1990-06-20 | 1994-08-02 | Oki Electric Industry, Co., Ltd. | CMOS output buffer circuit with less noise |
| US6320432B1 (en) | 2000-03-30 | 2001-11-20 | Mitsubishi Denki Kabushiki Kaisha | Output buffer circuit |
| JP2019161382A (ja) * | 2018-03-12 | 2019-09-19 | ローム株式会社 | 増幅回路並びに増幅回路に関わる半導体装置及びドライバ装置 |
-
1987
- 1987-09-28 JP JP62245574A patent/JPS6486549A/ja active Pending
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03135218A (ja) * | 1989-10-10 | 1991-06-10 | Internatl Business Mach Corp <Ibm> | Cmos駆動回路 |
| WO1991020130A1 (fr) * | 1990-06-20 | 1991-12-26 | Oki Electric Industry Co., Ltd. | Circuit-tampon de sortie |
| US5334889A (en) * | 1990-06-20 | 1994-08-02 | Oki Electric Industry, Co., Ltd. | CMOS output buffer circuit with less noise |
| US6320432B1 (en) | 2000-03-30 | 2001-11-20 | Mitsubishi Denki Kabushiki Kaisha | Output buffer circuit |
| JP2019161382A (ja) * | 2018-03-12 | 2019-09-19 | ローム株式会社 | 増幅回路並びに増幅回路に関わる半導体装置及びドライバ装置 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69216142T2 (de) | Vereinfachte Ausgangspufferschaltung mit niedriger Störspannung | |
| US4379974A (en) | Delay stage for a clock generator | |
| EP0844737A3 (en) | Input buffer circuit and bidirectional buffer circuit for plural voltage systems | |
| EP0344604A3 (en) | Output circuit for use in a semiconductor ic | |
| US5510739A (en) | Circuit and method for enhancing logic transitions appearing on a line | |
| KR960011964B1 (ko) | 출력버퍼장치 | |
| US4417163A (en) | Buffer circuits | |
| JPH0322728B2 (ja) | ||
| US5796281A (en) | Input buffer circuit with hysteresis for noise control | |
| US4894559A (en) | Buffer circuit operable with reduced power consumption | |
| GB1370934A (en) | Electrical delay devices | |
| JPS6486549A (en) | Output buffer circuit | |
| IE880590L (en) | Apparatus and method for capacitor coupled complementary¹buffering | |
| KR950035091A (ko) | 반도체집적회로 | |
| US4199693A (en) | Compensated MOS timing network | |
| US6456120B1 (en) | Capacitor-coupling differential logic circuit | |
| EP0068892A2 (en) | Inverter circuit | |
| US4611134A (en) | Bootstrap driving circuit | |
| KR960006882B1 (ko) | 선충전 회로 | |
| KR850007721A (ko) | 신호비교회로 및 그 방법과 리미터 및 신호처리기 | |
| EP0170781A2 (en) | MOS dynamic memory device | |
| EP0342735B1 (en) | Circuit for generating a pulse-shaped signal | |
| JPH05291939A (ja) | Cmosセルフブースト回路 | |
| JPS617724A (ja) | ブ−トストラツプ型インバ−タ−回路 | |
| JPH0322618A (ja) | 出力回路 |