JPWO2024257580A5 - - Google Patents

Info

Publication number
JPWO2024257580A5
JPWO2024257580A5 JP2025527614A JP2025527614A JPWO2024257580A5 JP WO2024257580 A5 JPWO2024257580 A5 JP WO2024257580A5 JP 2025527614 A JP2025527614 A JP 2025527614A JP 2025527614 A JP2025527614 A JP 2025527614A JP WO2024257580 A5 JPWO2024257580 A5 JP WO2024257580A5
Authority
JP
Japan
Prior art keywords
silicon carbide
substrate
carbide epitaxial
epitaxial layer
main surface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2025527614A
Other languages
Japanese (ja)
Other versions
JPWO2024257580A1 (en
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/JP2024/019082 external-priority patent/WO2024257580A1/en
Publication of JPWO2024257580A1 publication Critical patent/JPWO2024257580A1/ja
Publication of JPWO2024257580A5 publication Critical patent/JPWO2024257580A5/ja
Pending legal-status Critical Current

Links

Claims (7)

第1主面と、前記第1主面の反対にある第2主面とを有する炭化珪素基板と、
前記第1主面において前記炭化珪素基板に接する第1炭化珪素エピタキシャル層と、
前記第2主面において前記炭化珪素基板に接する第2炭化珪素エピタキシャル層と、を備え、
前記第1炭化珪素エピタキシャル層の厚みは、前記第2炭化珪素エピタキシャル層の厚みよりも大きく、
平面視において、前記第2炭化珪素エピタキシャル層の中心正方領域における凹みの面密度は、5mm-2以下であり、
前記中心正方領域の一辺の長さは、5mmであり、
平面視において、前記凹みの最大幅は10μm以上100μm以下である、炭化珪素エピタキシャル基板。
A silicon carbide substrate having a first main surface and a second main surface opposite to the first main surface,
A first silicon carbide epitaxial layer in contact with the silicon carbide substrate on the first main surface,
The second main surface comprises a second silicon carbide epitaxial layer in contact with the silicon carbide substrate,
The thickness of the first silicon carbide epitaxial layer is greater than the thickness of the second silicon carbide epitaxial layer.
In a plan view, the surface density of depressions in the central square region of the second silicon carbide epitaxial layer is 5 mm² or less.
The length of one side of the aforementioned central square region is 5 mm.
A silicon carbide epitaxial substrate in which, in a plan view, the maximum width of the recess is 10 μm or more and 100 μm or less.
平面視において、前記凹みの外形は、円弧状の部分を有する、請求項1に記載の炭化珪素エピタキシャル基板。 In a plan view, the outer shape of the recess has an arc-shaped portion, as described in claim 1 of the silicon carbide epitaxial substrate. 前記中心正方領域における前記凹みの面密度は、4mm-2以下である、請求項1または請求項2に記載の炭化珪素エピタキシャル基板。 The silicon carbide epitaxial substrate according to claim 1 or claim 2, wherein the surface density of the recess in the central square region is 4 mm² or less. 前記第2炭化珪素エピタキシャル層の厚みは、0.1μm以上5μm以下である、請求項1または請求項2に記載の炭化珪素エピタキシャル基板。 The silicon carbide epitaxial substrate according to claim 1 or claim 2 , wherein the thickness of the second silicon carbide epitaxial layer is 0.1 μm or more and 5 μm or less. 請求項1または請求項2に記載の炭化珪素エピタキシャル基板を準備する工程と、
前記第1炭化珪素エピタキシャル層上に電極を形成する工程と、を備えた、炭化珪素半導体装置の製造方法。
A step of preparing a silicon carbide epitaxial substrate according to claim 1 or claim 2 ,
A method for manufacturing a silicon carbide semiconductor device, comprising the step of forming an electrode on the first silicon carbide epitaxial layer.
炭化珪素基板が配置されていない状態で、サセプタ上に炭化珪素コーティング層を形成する工程と、
前記炭化珪素基板が前記炭化珪素コーティング層と接するように前記炭化珪素基板を前記サセプタに配置する工程と、
前記炭化珪素基板上に炭化珪素エピタキシャル層を形成する工程と、を備えた、炭化珪素エピタキシャル基板の製造方法。
A step of forming a silicon carbide coating layer on a susceptor without a silicon carbide substrate being placed,
A step of placing the silicon carbide substrate in the susceptor such that the silicon carbide substrate is in contact with the silicon carbide coating layer,
A method for manufacturing a silicon carbide epitaxial substrate, comprising the step of forming a silicon carbide epitaxial layer on the silicon carbide substrate.
前記サセプタ上に炭化珪素粒子が存在し、
前記炭化珪素コーティング層の厚みは、前記炭化珪素粒子の高さよりも大きい、請求項6に記載の炭化珪素エピタキシャル基板の製造方法。
Silicon carbide particles are present on the susceptor,
The method for manufacturing a silicon carbide epitaxial substrate according to claim 6, wherein the thickness of the silicon carbide coating layer is greater than the height of the silicon carbide particles.
JP2025527614A 2023-06-16 2024-05-23 Pending JPWO2024257580A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2023099394 2023-06-16
PCT/JP2024/019082 WO2024257580A1 (en) 2023-06-16 2024-05-23 Silicon carbide epitaxial substrate, method for manufacturing silicon carbide semiconductor device, and method for manufacturing silicon carbide epitaxial substrate

Publications (2)

Publication Number Publication Date
JPWO2024257580A1 JPWO2024257580A1 (en) 2024-12-19
JPWO2024257580A5 true JPWO2024257580A5 (en) 2026-03-17

Family

ID=93851781

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2025527614A Pending JPWO2024257580A1 (en) 2023-06-16 2024-05-23

Country Status (2)

Country Link
JP (1) JPWO2024257580A1 (en)
WO (1) WO2024257580A1 (en)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61186288A (en) * 1985-02-14 1986-08-19 Nec Corp Apparatus for vapor-phase epitaxial growth of silicon carbide compound semiconductor
JP6481582B2 (en) * 2015-10-13 2019-03-13 住友電気工業株式会社 Silicon carbide epitaxial substrate and method for manufacturing silicon carbide semiconductor device
JP6685258B2 (en) * 2017-05-01 2020-04-22 三菱電機株式会社 Silicon carbide epitaxial growth apparatus, silicon carbide epitaxial wafer manufacturing method, and silicon carbide semiconductor device manufacturing method
WO2020105211A1 (en) * 2018-11-20 2020-05-28 住友電気工業株式会社 Device for producing silicon carbide epitaxial substrate
JP7585776B2 (en) * 2020-12-25 2024-11-19 住友電気工業株式会社 Susceptor, method for growing silicon carbide epitaxial layer, and method for manufacturing silicon carbide epitaxial substrate
US12516443B2 (en) * 2021-02-15 2026-01-06 Sumitomo Electric Industries, Ltd. Silicon carbide epitaxial substrate

Similar Documents

Publication Publication Date Title
US5825607A (en) Insulated wafer spacing mask for a substrate support chuck and method of fabricating same
JP2008527731A5 (en)
JP2019524615A5 (en)
JPWO2022181686A5 (en)
WO2006108359A1 (en) METHOD OF FABRICATING InGaAlN FILM AND LIGHT-EMITTING DEVICE ON A SILICON SUBSTRATE
FI4071797T3 (en) Three dimensional ic package with thermal enhancement
CN107195579A (en) Wafer bearing device
TW201907050A (en) Susceptor, method for producing epitaxial substrate, and epitaxial substrate
JPWO2024257580A5 (en)
CN107020574A (en) Chemical mechanical abrasive dresser and method of manufacturing the same
JP3094312B2 (en) Susceptor
JPH04148549A (en) Evaluation of semiconductor device
JPWO2021153351A5 (en)
JP4744016B2 (en) Manufacturing method of ceramic heater
JPWO2024058180A5 (en)
JP7371257B2 (en) Methods for forming electrical contacts and methods for forming semiconductor devices
CN111433903A (en) Wafer support device
CN207265023U (en) wafer carrier
JPWO2022230577A5 (en)
CN100463240C (en) Method for preparing indium gallium aluminum nitrogen thin film and light-emitting device on silicon substrate
CN222684840U (en) Silicon carbide based electronic device
TW200417524A (en) Silica glass jig used in process for manufacturing semiconductor and method of manufacturing silica glass jig
CN117403204A (en) Graphite carrier plate and manufacturing method thereof
JPWO2022270309A5 (en)
JPWO2025004787A5 (en)