KR970077995A - 플래시형 아날로그-디지탈 변환기 - Google Patents

플래시형 아날로그-디지탈 변환기 Download PDF

Info

Publication number
KR970077995A
KR970077995A KR1019960018567A KR19960018567A KR970077995A KR 970077995 A KR970077995 A KR 970077995A KR 1019960018567 A KR1019960018567 A KR 1019960018567A KR 19960018567 A KR19960018567 A KR 19960018567A KR 970077995 A KR970077995 A KR 970077995A
Authority
KR
South Korea
Prior art keywords
comparison
data
digital converter
reference value
input signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
KR1019960018567A
Other languages
English (en)
Other versions
KR100235465B1 (ko
Inventor
이대영
Original Assignee
유기범
대우통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 유기범, 대우통신 주식회사 filed Critical 유기범
Priority to KR1019960018567A priority Critical patent/KR100235465B1/ko
Priority to FR9706544A priority patent/FR2749455B1/fr
Priority to US08/865,008 priority patent/US6011503A/en
Priority to JP9155851A priority patent/JPH1098384A/ja
Priority to DE19722804A priority patent/DE19722804A1/de
Publication of KR970077995A publication Critical patent/KR970077995A/ko
Application granted granted Critical
Publication of KR100235465B1 publication Critical patent/KR100235465B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/14—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
    • H03M1/145—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit the steps being performed sequentially in series-connected stages
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/34—Analogue value compared with reference values
    • H03M1/36—Analogue value compared with reference values simultaneously only, i.e. parallel type
    • H03M1/361—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type
    • H03M1/362—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type the reference values being generated by a resistive voltage divider
    • H03M1/365—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type the reference values being generated by a resistive voltage divider the voltage divider being a single resistor string

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

본 발명의 단순한 구성으로 고속의 아날로그-디지탈 변환이 가능하도록 된 플래시형 아날로그-디지탈 변환기에 관한 것으로서, 입력신호에 대한 레벨 판정범위의 1/2의 기준값을 갖고, 입력신호가 기준값 이상인지 이하인지를 판정하는 제1비교 수단과, 이 제1비교 수단에 의한 비교결과에 데이타를 근거로 출력될 디지탈 데이타의 최상위 비트를 생성하는 제1인코더수단, 상기 제1비교수단에 의해 1/2 이상으로 판정된 경우에는 입력신호에 대해 상기 1/2의 기준값을 감가산하는 가산수단, 이 가산수단으로부터 출력되는 신호의 레벨을 판정하기 위한 적어도 2개 이상의 제2비교 수단 및, 이 제2비교 수단의 비교 결과 데이타를 근거로 상기 최상위 비트를 제외한 나머지 출력데이타를 생성하는 제2인코더수단을 포함하여 구성된 것을 특징으로 한다.

Description

플래시형 아날로그-디지탈 변환기
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제4도는 본 발명의 일실시예에 따른 플래시형 아날로그-디지탈 변환기를 나타낸 구성도

Claims (2)

  1. 입력신호에 대한 레벨판정범위의 1/2의 기준값을 갖고, 입력신호가 기준값 이상인지 이하인지를 판정하는 제1비교수단과, 이 제1비교수단에 의한 비교결과 데이타를 근거로 출력될 디지탈 데이타의 최상위 비트를 생성하는 제1인코더수단, 상기 제1비교수단에 의해 1/2이상으로 판정된 경우에는 입력신호에 대해 상기 1/2의 기준값을 감가산하는 가산수단, 이 가산수단으로부터 출력되는 신호의 레벨을 판정하기 위한 적어도 2개 이상의 제2비교수단 및, 이 제2비교수단의 비교결과 데이타를 근거로 상기 최상위 비트를 제외한 나머지 출력 데이타를 생성하는 제2인코더 수단을 포함하여 구성된 것을 특징으로 하는 플래시형 아날로그-디지탈 변환기.
  2. 제1항에 있어서, 상기 제2비교수단은 상기 1/2기준값의 범위내에서 입력신호의 레벨을 판정하는 것을 특징으로 하는 플래시형 아날로그-디지탈 변환기.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019960018567A 1996-05-29 1996-05-29 플래시형 아날로그-디지탈 변환기 Expired - Fee Related KR100235465B1 (ko)

Priority Applications (5)

Application Number Priority Date Filing Date Title
KR1019960018567A KR100235465B1 (ko) 1996-05-29 1996-05-29 플래시형 아날로그-디지탈 변환기
FR9706544A FR2749455B1 (fr) 1996-05-29 1997-05-28 Convertisseur analogique-numerique du type parallele
US08/865,008 US6011503A (en) 1996-05-29 1997-05-29 Half-flash type analog-to-digital converter capable of converting data at high speed
JP9155851A JPH1098384A (ja) 1996-05-29 1997-05-29 フラッシュ形アナログ−ディジタル変換器
DE19722804A DE19722804A1 (de) 1996-05-29 1997-05-30 Analog-/Digital-Wandler vom Flash-Typ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960018567A KR100235465B1 (ko) 1996-05-29 1996-05-29 플래시형 아날로그-디지탈 변환기

Publications (2)

Publication Number Publication Date
KR970077995A true KR970077995A (ko) 1997-12-12
KR100235465B1 KR100235465B1 (ko) 1999-12-15

Family

ID=19460118

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960018567A Expired - Fee Related KR100235465B1 (ko) 1996-05-29 1996-05-29 플래시형 아날로그-디지탈 변환기

Country Status (5)

Country Link
US (1) US6011503A (ko)
JP (1) JPH1098384A (ko)
KR (1) KR100235465B1 (ko)
DE (1) DE19722804A1 (ko)
FR (1) FR2749455B1 (ko)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100301041B1 (ko) * 1998-05-29 2001-09-22 윤종용 플래쉬방식아날로그/디지털변환장치
DE60027830T2 (de) * 1999-09-03 2006-10-26 Nokia Corp. Delta-Sigma Modulator mit Zweistufenquantisierung und Verfahren zur Anwendung von Zweistufenquantisierung in Delta-Sigma Modulation
FI107664B (fi) * 1999-09-03 2001-09-14 Nokia Mobile Phones Ltd Delta-sigma-modulaattori, jossa on kaksivaiheinen kvantisointi, sekä menetelmä kaksivaiheisen kvantisoinnin käyttämiseksi delta-sigma-modulaatiossa
US6373423B1 (en) 1999-12-14 2002-04-16 National Instruments Corporation Flash analog-to-digital conversion system and method with reduced comparators
US6611222B1 (en) 2002-06-03 2003-08-26 Charles Douglas Murphy Low-complexity high-speed analog-to-digital converters
KR20040009425A (ko) * 2002-07-23 2004-01-31 삼성전기주식회사 고속 엔코더
EP1467490B1 (en) * 2003-04-10 2006-08-02 Infineon Technologies AG Sub-ranging analog-digital converter with increased sampling accuracy and low distortion
US6903673B1 (en) * 2003-12-19 2005-06-07 Benq Corporation Analog-to-digital converting module capable of converting data at an increased resolution
GB0622199D0 (en) * 2006-11-07 2006-12-20 Cambridge Silicon Radio Ltd Rail to rail flash
GB0907382D0 (en) * 2009-04-29 2009-06-10 Cambridge Silicon Radio Ltd High speed low voltage flash
US10763880B1 (en) * 2019-02-14 2020-09-01 Nxp Usa, Inc. Analog to digital converter

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1604589A (en) * 1978-05-31 1981-12-09 Cambridge Consultants Analogue to digital convertor
JPH02268521A (ja) * 1989-04-11 1990-11-02 Matsushita Electric Ind Co Ltd Ａ／ｄ変換方法及びａ／ｄ変換装置
JP3581485B2 (ja) * 1996-04-05 2004-10-27 株式会社ルネサステクノロジ パイプライン型ａ／ｄコンバータ

Also Published As

Publication number Publication date
US6011503A (en) 2000-01-04
FR2749455B1 (fr) 2000-09-22
FR2749455A1 (fr) 1997-12-05
KR100235465B1 (ko) 1999-12-15
DE19722804A1 (de) 1997-12-11
JPH1098384A (ja) 1998-04-14

Similar Documents

Publication Publication Date Title
KR900005707A (ko) Pwm형 d/a변환기
KR920020965A (ko) 움직임 벡터 검출장치
KR880013328A (ko) 디지탈·애널로그 변환장치
KR840001020A (ko) 아나로그 디지탈 변환회로
KR920017373A (ko) 아날로그 디지탈 변환회로
KR900005180A (ko) 아날로그 신호 대수 엔빌로프 검파기
KR840003159A (ko) 인버어터 제어회로
KR920020860A (ko) A/d 변환기
KR880012018A (ko) Ad 변환기
KR940008274A (ko) 제로 오프세트에 대해 자동 보상을 갖는 아나로그-디지탈 코딩 회로
KR880010579A (ko) 병렬형 a/d 콘버터
KR890015244A (ko) 디지탈 클립회로
KR910009107A (ko) 색신호 인핸서
KR930002222A (ko) 전류지령 회로의 고장 검출 및 옵-셋 자동 조절방법 및 회로
KR880008534A (ko) 프로그래머블 조직어레이(pla)를 이용한 비교기
KR970056065A (ko) 신호 처리 방법
KR890007508A (ko) 아나로그/디지탈 변환기의 디지탈 데이타 오차 보정회로
KR970056071A (ko) 디지털 신호 처리 방법
KR970049450A (ko) 오버플로우 검출기
KR900002167A (ko) 하드웨어 로직에 의한 16진수/10진수 데이타 변환장치
KR890013888A (ko) 디지틀 캐리어 발생기를 이용한 디지틀방식의 pwm 신호발생기
KR970032152A (ko) 엠펙1 역이산 코사인 변환기의 포화장치
KR920015893A (ko) 채널 선택방법
KR920015884A (ko) 음화변환장치
KR930008837A (ko) 뱅크 신호 제어회로

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

AMND Amendment
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E601 Decision to refuse application
PE0601 Decision on rejection of patent

St.27 status event code: N-2-6-B10-B15-exm-PE0601

J201 Request for trial against refusal decision
PJ0201 Trial against decision of rejection

St.27 status event code: A-3-3-V10-V11-apl-PJ0201

AMND Amendment
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PB0901 Examination by re-examination before a trial

St.27 status event code: A-6-3-E10-E12-rex-PB0901

B701 Decision to grant
PB0701 Decision of registration after re-examination before a trial

St.27 status event code: A-3-4-F10-F13-rex-PB0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20020928

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20020928