MD2292F1 - Memorie operativa biport cu autotestare - Google Patents

Memorie operativa biport cu autotestare Download PDF

Info

Publication number
MD2292F1
MD2292F1 MD20030008A MD20030008A MD2292F1 MD 2292 F1 MD2292 F1 MD 2292F1 MD 20030008 A MD20030008 A MD 20030008A MD 20030008 A MD20030008 A MD 20030008A MD 2292 F1 MD2292 F1 MD 2292F1
Authority
MD
Moldova
Prior art keywords
biporte
testing
line storage
self
group
Prior art date
Application number
MD20030008A
Other languages
English (en)
Other versions
MD2292G2 (ro
Inventor
Diana Bodean
Alexandru Labunet
Ghenadie Bodean
Original Assignee
Ghenadie Bodean
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ghenadie Bodean filed Critical Ghenadie Bodean
Priority to MDA20030008A priority Critical patent/MD2292G2/ro
Publication of MD2292F1 publication Critical patent/MD2292F1/ro
Publication of MD2292G2 publication Critical patent/MD2292G2/ro

Links

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)
  • Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
MDA20030008A 2002-12-31 2002-12-31 Memorie operativă biport cu autotestare MD2292G2 (ro)

Priority Applications (1)

Application Number Priority Date Filing Date Title
MDA20030008A MD2292G2 (ro) 2002-12-31 2002-12-31 Memorie operativă biport cu autotestare

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
MDA20030008A MD2292G2 (ro) 2002-12-31 2002-12-31 Memorie operativă biport cu autotestare

Publications (2)

Publication Number Publication Date
MD2292F1 true MD2292F1 (ro) 2003-10-31
MD2292G2 MD2292G2 (ro) 2004-05-31

Family

ID=30113279

Family Applications (1)

Application Number Title Priority Date Filing Date
MDA20030008A MD2292G2 (ro) 2002-12-31 2002-12-31 Memorie operativă biport cu autotestare

Country Status (1)

Country Link
MD (1) MD2292G2 (ro)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
MD3870G2 (ro) * 2007-03-06 2009-10-31 Генадие БОДЯН Memorie operativă cu autotestare şi analiză de semnături
MD3984G2 (ro) * 2008-07-14 2010-06-30 Генадие БОДЯН Memorie operativă cu autotestare compactă

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
MD1240G2 (ro) * 1998-07-22 1999-10-31 Генадие БОДЯН Metodă de testare a dispozitivului de memorie operativă
MD1995G2 (ro) * 2000-07-25 2003-02-28 Генадие БОДЯН Memorie operativă cu autotestare

Also Published As

Publication number Publication date
MD2292G2 (ro) 2004-05-31

Similar Documents

Publication Publication Date Title
Glamocanin et al. Are cloud FPGAs really vulnerable to power analysis attacks?
Ambrosino et al. Data handling, reconstruction, and simulation for the KLOE experiment
O’Flynn et al. On-Device Power Analysis Across Hardware Security Domains.: Stop Hitting Yourself.
WO2001057627A3 (en) Circuits, systems and methods for information privatization in personal electronic appliances
CN111008407B (zh) 用于执行虚拟加密操作的加密电路
ATE395642T1 (de) Vorrichtung zur notierung persönlicher daten und termine
ATE465453T1 (de) Dma-übertragung von datensätzen und ein exklusives oder (xor) der datensätze
GB2411989A (en) Providing a secure execution mode in a pre-boot environment
KR100978324B1 (ko) 키 생성 장치, 부호화 복호화 장치 및 키 생성 방법
TW200506731A (en) Computer system with multiple basic input/output system (BIOS) memory blocks
Stangherlin et al. Design and implementation of a secure RISC-V microprocessor
TW200519604A (en) Prefetch control in a data processing system
EP3200173B1 (en) Method of protecting electronic circuit against eavesdropping by power analysis and electronic circuit using the same
MD2292F1 (ro) Memorie operativa biport cu autotestare
DE602005015313D1 (ro)
Saarinen Simple AEAD hardware interface (SÆHI) in a SoC: Implementing an on-chip Keyak/WhirlBob coprocessor
Cilio et al. Side-channel attack mitigation using dual-spacer Dual-rail Delay-insensitive Logic (D 3 L)
MY116817A (en) Apparatus and method for programmable parametric toggle testing of digital cmos pads
MD1995F1 (ro) Memorie operativa cu autotestare
Meyers et al. Stealthy Logic Misuse for Power Analysis Attacks in Multi-Tenant FPGAs (Extended Version)
ATE310293T1 (de) Datenverarbeitungseinrichtung und verfahren zu dessen betrieb zum verhindern einer differentiellen stromverbrauchanalyse
MD2088F1 (ro) Dispozitiv de diagnosticare pseudoinelara a memoriei operative
Glamocanin Evaluating, Exploiting, and Hiding Power Side-Channel Leakage of Remote FPGAs
Abdulgadir Secure hardware implementations of lightweight and post-quantum cryptography; trade-offs, applicability, and tools
Baines et al. The picoArray and reconfigurable baseband processing for wireless basestations

Legal Events

Date Code Title Description
MM4A Patent for invention definitely lapsed due to non-payment of fees