NL1009351C2 - Werkwijze voor het vormen van contactpennen van een halfgeleiderinrichting. - Google Patents

Werkwijze voor het vormen van contactpennen van een halfgeleiderinrichting. Download PDF

Info

Publication number
NL1009351C2
NL1009351C2 NL1009351A NL1009351A NL1009351C2 NL 1009351 C2 NL1009351 C2 NL 1009351C2 NL 1009351 A NL1009351 A NL 1009351A NL 1009351 A NL1009351 A NL 1009351A NL 1009351 C2 NL1009351 C2 NL 1009351C2
Authority
NL
Netherlands
Prior art keywords
insulating layer
layer
etching
conductive layer
forming
Prior art date
Application number
NL1009351A
Other languages
English (en)
Dutch (nl)
Other versions
NL1009351A1 (nl
Inventor
Bo-Un Yoon
In-Kwon Jeong
Won-Seong Lee
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of NL1009351A1 publication Critical patent/NL1009351A1/xx
Application granted granted Critical
Publication of NL1009351C2 publication Critical patent/NL1009351C2/nl

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/062—Manufacture or treatment of conductive parts of the interconnections by smoothing of conductive parts, e.g. by planarisation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/092—Manufacture or treatment of dielectric parts thereof by smoothing the dielectric parts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P52/00—Grinding, lapping or polishing of wafers, substrates or parts of devices
    • H10P52/40—Chemomechanical polishing [CMP]
    • H10P52/403—Chemomechanical polishing [CMP] of conductive or resistive materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H10P95/06—Planarisation of inorganic insulating materials
    • H10P95/062—Planarisation of inorganic insulating materials involving a dielectric removal step

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Drying Of Semiconductors (AREA)
  • Electrodes Of Semiconductors (AREA)
NL1009351A 1997-06-11 1998-06-09 Werkwijze voor het vormen van contactpennen van een halfgeleiderinrichting. NL1009351C2 (nl)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR19970024146 1997-06-11
KR19970024146 1997-06-11
KR1019980014850A KR100266749B1 (ko) 1997-06-11 1998-04-25 반도체 장치의 콘택 플러그 형성 방법
KR19980014850 1998-04-25

Publications (2)

Publication Number Publication Date
NL1009351A1 NL1009351A1 (nl) 1998-12-14
NL1009351C2 true NL1009351C2 (nl) 2000-02-23

Family

ID=26632828

Family Applications (1)

Application Number Title Priority Date Filing Date
NL1009351A NL1009351C2 (nl) 1997-06-11 1998-06-09 Werkwijze voor het vormen van contactpennen van een halfgeleiderinrichting.

Country Status (9)

Country Link
US (1) US6121146A (fr)
JP (1) JPH1131745A (fr)
KR (1) KR100266749B1 (fr)
CN (1) CN1127123C (fr)
DE (1) DE19826031C2 (fr)
FR (1) FR2764734B1 (fr)
GB (1) GB2326281B (fr)
NL (1) NL1009351C2 (fr)
TW (1) TW396576B (fr)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11233621A (ja) * 1998-02-16 1999-08-27 Mitsubishi Electric Corp 半導体装置及びその製造方法
US6727170B2 (en) 1998-02-16 2004-04-27 Renesas Technology Corp. Semiconductor device having an improved interlayer conductor connections and a manufacturing method thereof
US6218306B1 (en) 1998-04-22 2001-04-17 Applied Materials, Inc. Method of chemical mechanical polishing a metal layer
KR100268459B1 (ko) * 1998-05-07 2000-10-16 윤종용 반도체 장치의 콘택 플러그 형성 방법
JP2000294640A (ja) 1999-04-09 2000-10-20 Oki Electric Ind Co Ltd 半導体装置の製造方法
FR2795236B1 (fr) * 1999-06-15 2002-06-28 Commissariat Energie Atomique Procede de realisation d'interconnexions notamment en cuivre pour dispositifs micro-electroniques
US6225226B1 (en) * 1999-12-13 2001-05-01 Taiwan Semiconductor Manufacturing Company Method for processing and integrating copper interconnects
US6420267B1 (en) * 2000-04-18 2002-07-16 Infineon Technologies Ag Method for forming an integrated barrier/plug for a stacked capacitor
KR100373356B1 (ko) * 2000-06-30 2003-02-25 주식회사 하이닉스반도체 반도체장치 제조방법
KR100399064B1 (ko) * 2000-06-30 2003-09-26 주식회사 하이닉스반도체 반도체 소자 제조방법
DE10208714B4 (de) * 2002-02-28 2006-08-31 Infineon Technologies Ag Herstellungsverfahren für einen Kontakt für eine integrierte Schaltung
JP4034115B2 (ja) * 2002-05-14 2008-01-16 富士通株式会社 半導体装置の製造方法
TW519858B (en) * 2002-05-20 2003-02-01 Via Tech Inc Printing method for manufacturing through hole and circuit of circuit board
JP3918933B2 (ja) * 2002-12-06 2007-05-23 Ｊｓｒ株式会社 化学機械研磨ストッパー、その製造方法および化学機械研磨方法
CN1315189C (zh) * 2003-05-06 2007-05-09 旺宏电子股份有限公司 字符线交接点布局结构
US6909131B2 (en) * 2003-05-30 2005-06-21 Macronix International Co., Ltd. Word line strap layout structure
DE102006030265B4 (de) * 2006-06-30 2014-01-30 Globalfoundries Inc. Verfahren zum Verbessern der Planarität einer Oberflächentopographie in einer Mikrostruktur
KR100955838B1 (ko) 2007-12-28 2010-05-06 주식회사 동부하이텍 반도체 소자 및 그 배선 제조 방법
DE102010028460B4 (de) 2010-04-30 2014-01-23 Globalfoundries Dresden Module One Limited Liability Company & Co. Kg Verfahren zum Herstellen eines Halbleiterbauelements mit einer reduzierten Defektrate in Kontakten, das Austauschgateelektrodenstrukturen unter Anwendung einer Zwischendeckschicht aufweist
CN103160781B (zh) * 2011-12-16 2015-07-01 中国科学院兰州化学物理研究所 模具钢表面多层梯度纳米复合类金刚石薄膜的制备方法
CN104233222B (zh) * 2014-09-26 2016-06-29 厦门大学 一种直接在Si衬底上生长六方氮化硼二维薄膜的方法
KR102406583B1 (ko) * 2017-07-12 2022-06-09 삼성전자주식회사 반도체 장치

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0305691A1 (fr) * 1987-08-17 1989-03-08 International Business Machines Corporation Méthode pour former une pluralité de piliers conducteurs dans une couche isolante
US4879257A (en) * 1987-11-18 1989-11-07 Lsi Logic Corporation Planarization process
EP0540444A1 (fr) * 1991-10-30 1993-05-05 International Business Machines Corporation Couche d'arrêt en diamant ou carbone-diamanté pour polissage mécano-chimique
EP0660393A1 (fr) * 1993-12-23 1995-06-28 STMicroelectronics, Inc. Méthode et structure de diélectrique pour faciliter la surgravure de métal sans endommager le diélectrique intermédiaire
JPH07221292A (ja) * 1994-02-04 1995-08-18 Citizen Watch Co Ltd 半導体装置およびその製造方法
EP0774777A1 (fr) * 1995-11-14 1997-05-21 International Business Machines Corporation Procédé pour le polissage chémico-mécanique d'un composant électronique

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1989000503A1 (fr) * 1987-07-21 1989-01-26 Storage Technology Corporation Commande des fonctions d'imprimantes par identification de bande
US5094972A (en) * 1990-06-14 1992-03-10 National Semiconductor Corp. Means of planarizing integrated circuits with fully recessed isolation dielectric
US5124780A (en) * 1991-06-10 1992-06-23 Micron Technology, Inc. Conductive contact plug and a method of forming a conductive contact plug in an integrated circuit using laser planarization
US5244534A (en) * 1992-01-24 1993-09-14 Micron Technology, Inc. Two-step chemical mechanical polishing process for producing flush and protruding tungsten plugs
DE4311484A1 (de) * 1992-04-09 1993-10-14 Micron Technology Inc Verfahren zur Bildung einer leitfähigen Struktur auf der Oberfläche eines Substrats
US5356513A (en) * 1993-04-22 1994-10-18 International Business Machines Corporation Polishstop planarization method and structure
US5573633A (en) * 1995-11-14 1996-11-12 International Business Machines Corporation Method of chemically mechanically polishing an electronic component
US5773314A (en) * 1997-04-25 1998-06-30 Motorola, Inc. Plug protection process for use in the manufacture of embedded dynamic random access memory (DRAM) cells
US5915189A (en) * 1997-08-22 1999-06-22 Samsung Electronics Co., Ltd. Manufacturing method for semiconductor memory device having a storage node with surface irregularities

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0305691A1 (fr) * 1987-08-17 1989-03-08 International Business Machines Corporation Méthode pour former une pluralité de piliers conducteurs dans une couche isolante
US4879257A (en) * 1987-11-18 1989-11-07 Lsi Logic Corporation Planarization process
EP0540444A1 (fr) * 1991-10-30 1993-05-05 International Business Machines Corporation Couche d'arrêt en diamant ou carbone-diamanté pour polissage mécano-chimique
EP0660393A1 (fr) * 1993-12-23 1995-06-28 STMicroelectronics, Inc. Méthode et structure de diélectrique pour faciliter la surgravure de métal sans endommager le diélectrique intermédiaire
JPH07221292A (ja) * 1994-02-04 1995-08-18 Citizen Watch Co Ltd 半導体装置およびその製造方法
EP0774777A1 (fr) * 1995-11-14 1997-05-21 International Business Machines Corporation Procédé pour le polissage chémico-mécanique d'un composant électronique

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
"DIAMOND-LIKE FILMS AS A BARRIER TO CHEMICAL-MECHANICAL POLISH", IBM TECHNICAL DISCLOSURE BULLETIN, vol. 35, no. 1B, 1 June 1992 (1992-06-01), pages 211 - 213, XP000309034, ISSN: 0018-8689 *
PATENT ABSTRACTS OF JAPAN vol. 199, no. 511 26 December 1995 (1995-12-26) *

Also Published As

Publication number Publication date
GB2326281B (en) 2000-07-12
CN1203444A (zh) 1998-12-30
KR19990006403A (ko) 1999-01-25
DE19826031A1 (de) 1998-12-17
CN1127123C (zh) 2003-11-05
GB9812552D0 (en) 1998-08-05
US6121146A (en) 2000-09-19
KR100266749B1 (ko) 2000-09-15
DE19826031C2 (de) 2002-12-05
TW396576B (en) 2000-07-01
JPH1131745A (ja) 1999-02-02
GB2326281A (en) 1998-12-16
NL1009351A1 (nl) 1998-12-14
FR2764734B1 (fr) 2002-11-08
FR2764734A1 (fr) 1998-12-18

Similar Documents

Publication Publication Date Title
NL1009351C2 (nl) Werkwijze voor het vormen van contactpennen van een halfgeleiderinrichting.
US5376435A (en) Microelectronic interlayer dielectric structure
JP2996946B2 (ja) ビア中に自己整合銅拡散バリヤを形成する方法
US5936296A (en) Integrated circuits having metallic fuse links
US8390038B2 (en) MIM capacitor and method of making same
US7112504B2 (en) Method of forming metal-insulator-metal (MIM) capacitors at copper process
US6680248B2 (en) Method of forming dual damascene structure
US6071812A (en) Method of forming a modified metal contact opening to decrease its aspect ratio for deep sub-micron processes
NL1011933C2 (nl) Werkwijze voor het vormen van contactproppen onder gelijktijdig vlak maken van het substraatoppervlak in ge´ntegreerde schakelingen.
US5940726A (en) Method for forming an electrical contact for embedded memory
CN1110071C (zh) 平面化半导体基片的方法
US7291552B2 (en) Multi-layer film stack for extinction of substrate reflections during patterning
KR100485391B1 (ko) 반도체 장치의 금속배선 형성방법
KR100223914B1 (ko) 다층배선 형성방법
KR100271403B1 (ko) 반도체 소자내의 콘택트 홀 형성방법
KR20050020481A (ko) 반도체 소자 제조 방법
US7381638B1 (en) Fabrication technique using sputter etch and vacuum transfer
KR100271402B1 (ko) 반도체소자의접촉구형성방법
KR20000056852A (ko) 집적회로 내의 금속 상호연결 구조의 제조 방법
JP2000049224A (ja) 集積回路の金属相互接続構造を製造する方法
KR100580580B1 (ko) 반도체 장치의 금속 배선층 형성 방법
JP2001284353A (ja) 半導体装置の製造方法
JPH10125774A (ja) 半導体装置の配線形成方法
GB2341727A (en) Method for planarizing contact plug and interlayer insulator structures

Legal Events

Date Code Title Description
AD1A A request for search or an international type search has been filed
RD2N Patents in respect of which a decision has been taken or a report has been made (novelty report)

Effective date: 19991022

PD2B A search report has been drawn up
MK Patent expired because of reaching the maximum lifetime of a patent

Effective date: 20180608