NO20006509L - Method and apparatus for storing and accessing various chip sequences - Google Patents

Method and apparatus for storing and accessing various chip sequences

Info

Publication number
NO20006509L
NO20006509L NO20006509A NO20006509A NO20006509L NO 20006509 L NO20006509 L NO 20006509L NO 20006509 A NO20006509 A NO 20006509A NO 20006509 A NO20006509 A NO 20006509A NO 20006509 L NO20006509 L NO 20006509L
Authority
NO
Norway
Prior art keywords
sequence
sequences
memory
counter value
idle mode
Prior art date
Application number
NO20006509A
Other languages
Norwegian (no)
Other versions
NO20006509D0 (en
Inventor
Haakan Eriksson
Martin Jonson
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of NO20006509L publication Critical patent/NO20006509L/en
Publication of NO20006509D0 publication Critical patent/NO20006509D0/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69—Spread spectrum techniques
    • H04B1/707—Spread spectrum techniques using direct sequence modulation
    • H04B1/7097—Interference-related aspects
    • H04B1/711—Interference-related aspects the interference being multi-path interference
    • H04B1/7115—Constructive combining of multi-path signals, i.e. RAKE receivers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69—Spread spectrum techniques
    • H04B1/707—Spread spectrum techniques using direct sequence modulation
    • H04B1/7073—Synchronisation aspects
    • H04B1/7075—Synchronisation aspects with code phase acquisition
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69—Spread spectrum techniques
    • H04B1/707—Spread spectrum techniques using direct sequence modulation
    • H04B1/709—Correlator structure
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69—Spread spectrum techniques
    • H04B1/707—Spread spectrum techniques using direct sequence modulation
    • H04B1/7097—Interference-related aspects
    • H04B1/711—Interference-related aspects the interference being multi-path interference
    • H04B1/7115—Constructive combining of multi-path signals, i.e. RAKE receivers
    • H04B1/7117—Selection, re-selection, allocation or re-allocation of paths to fingers, e.g. timing offset control of allocated fingers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B2201/00—Indexing scheme relating to details of transmission systems not covered by a single group of H04B3/00 - H04B13/00
    • H04B2201/69—Orthogonal indexing scheme relating to spread spectrum techniques in general
    • H04B2201/707—Orthogonal indexing scheme relating to spread spectrum techniques in general relating to direct sequence modulation
    • H04B2201/70707—Efficiency-related aspects

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Circuits Of Receivers In General (AREA)
  • Radar Systems Or Details Thereof (AREA)

Abstract

En chip-sekvensgenerator (160) lagrer sekvensen i et minne (190) som har et minneadresseringssystem. En chip- sekvensleser bruker en minneleseadressegenerator (150) for å aksessere forskjellige faser av sekvensene. Leseren leve- rer forskjellige faser til korrelatorer eller kretser i en spredt-spektrum mottager. Minneleseadressegeneratoren gene- rerer adresser avhengig av en tannseleksjonsverdi og en tellerverdi. Hver tannseleksjonsverdi korresponderer til en bestemt fase av en sekvens. Tellerverdien korresponderer til en tidsposisjon. I inaktiv modus endres tellerverdien til å korrespondere til antallet klokkesykluser i en inak- tiv periode. Mottageren sparer effekt i løpet av inaktiv modus og aksesserer korrekt fase av sekvensen ved aktive- ring. Minnet kan også lagre pagingsekvenser. Chip- sekvensgeneratoren genererer nye sekvenser når nødvendig, og skriver dem til adresser som er brukt til å lagre sek- venser som ikke lenger er nødvendig.A chip sequence generator (160) stores the sequence in a memory (190) having a memory addressing system. A chip sequence reader uses a memory address generator (150) to access different phases of the sequences. The reader delivers different phases to correlators or circuits in a spread spectrum receiver. The memory address generator generates addresses depending on a tooth selection value and a counter value. Each tooth selection value corresponds to a specific phase of a sequence. The counter value corresponds to a time position. In idle mode, the counter value changes to correspond to the number of clock cycles in an inactive period. The receiver saves power during idle mode and accesses the correct phase of the sequence upon activation. The memory can also store paging sequences. The chip sequence generator generates new sequences when needed, and writes them to addresses that are used to store sequences that are no longer needed.

NO20006509A 1998-06-23 2000-12-20 Method and apparatus for storing and accessing various chip sequences NO20006509D0 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10277098A 1998-06-23 1998-06-23
PCT/SE1999/001078 WO1999067895A1 (en) 1998-06-23 1999-06-16 Method and apparatus for storing and accessing different chip sequences

Publications (2)

Publication Number Publication Date
NO20006509L true NO20006509L (en) 2000-12-20
NO20006509D0 NO20006509D0 (en) 2000-12-20

Family

ID=22291593

Family Applications (1)

Application Number Title Priority Date Filing Date
NO20006509A NO20006509D0 (en) 1998-06-23 2000-12-20 Method and apparatus for storing and accessing various chip sequences

Country Status (15)

Country Link
EP (1) EP1090465A1 (en)
JP (1) JP2002519887A (en)
KR (1) KR20010071566A (en)
CN (1) CN1307756A (en)
AR (1) AR018927A1 (en)
AU (1) AU4941099A (en)
BR (1) BR9911434A (en)
CA (1) CA2335742A1 (en)
EE (1) EE200000777A (en)
HK (1) HK1039225A1 (en)
ID (1) ID27301A (en)
IL (1) IL139840A0 (en)
NO (1) NO20006509D0 (en)
RU (1) RU2001101930A (en)
WO (1) WO1999067895A1 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7085246B1 (en) 1999-05-19 2006-08-01 Motorola, Inc. Method and apparatus for acquisition of a spread-spectrum signal
US7031271B1 (en) 1999-05-19 2006-04-18 Motorola, Inc. Method of and apparatus for activating a spread-spectrum radiotelephone
US7522655B2 (en) 2002-09-09 2009-04-21 Infineon Technologies Ag Method and device for carrying out a plurality of correlation procedures in a mobile telephony environment
DE10241691A1 (en) * 2002-09-09 2004-03-25 Infineon Technologies Ag Correlation device for mobile radio system correlates generated correlation word with dataword obtained from stored sequence of sample values of received signal
CN100365945C (en) * 2005-07-28 2008-01-30 上海大学 Code Division Multiple Access Spread Spectrum Communication System and Centerless Wireless Network
CN101162919B (en) * 2006-10-11 2011-01-05 中兴通讯股份有限公司 A data cache circuit

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5345508A (en) * 1993-08-23 1994-09-06 Apple Computer, Inc. Method and apparatus for variable-overhead cached encryption
US5490165A (en) * 1993-10-28 1996-02-06 Qualcomm Incorporated Demodulation element assignment in a system capable of receiving multiple signals
JP2689890B2 (en) * 1993-12-30 1997-12-10 日本電気株式会社 Spread spectrum receiver
US5457713A (en) * 1994-03-07 1995-10-10 Sanconix, Inc. Spread spectrum alignment repositioning method
JP3372135B2 (en) * 1995-05-24 2003-01-27 ソニー株式会社 Communication terminal device
EP0767544A3 (en) * 1995-10-04 2002-02-27 Interuniversitair Micro-Elektronica Centrum Vzw Programmable modem using spread spectrum communication

Also Published As

Publication number Publication date
AU4941099A (en) 2000-01-10
KR20010071566A (en) 2001-07-28
JP2002519887A (en) 2002-07-02
IL139840A0 (en) 2002-02-10
NO20006509D0 (en) 2000-12-20
EP1090465A1 (en) 2001-04-11
AR018927A1 (en) 2001-12-12
WO1999067895A1 (en) 1999-12-29
EE200000777A (en) 2002-04-15
CN1307756A (en) 2001-08-08
RU2001101930A (en) 2002-12-20
HK1039225A1 (en) 2002-04-12
BR9911434A (en) 2001-03-20
CA2335742A1 (en) 1999-12-29
ID27301A (en) 2001-03-22

Similar Documents

Publication Publication Date Title
KR940026954A (en) Test Circuit for Refresh Counter of Clock Synchronous Semiconductor Memory Device
WO2004105040A3 (en) Universally accessible fully programmable memory built-in self-test (mbist) system and method
WO1999004327A3 (en) Synchronous memory test system
WO1990004576A3 (en) Automatically variable memory interleaving system
DE69230188D1 (en) Sequential memory access
NO20006509L (en) Method and apparatus for storing and accessing various chip sequences
US7036002B1 (en) System and method for using multiple working memories to improve microprocessor security
GB2279783B (en) Processor having test circuit
KR890015129A (en) Vector register file
ATE410742T1 (en) METHOD AND DEVICE FOR PREVENTING CLONING OF SECURITY ELEMENTS
KR950015092A (en) Software Relocatable Mode System
DE68923531D1 (en) METHOD AND DEVICE FOR THE MEMORY SELF-TEST.
RU2216769C2 (en) Semiconductor clocked integrated circuit and its activation process
TW362191B (en) Sequence control circuit
ES2104630T3 (en) PROCEDURE FOR THE PROLONGATION OF THE DURATION OF USE OF INFORMATION CARRIERS WITH EEPROM.
JPS57100688A (en) Dynamic memory circuit system
JPH0717027Y2 (en) Timing generator
JPS599117B2 (en) Storage device
UA22171A (en) Random number generator
WO1999045474A3 (en) Speed-optimized cache system
SU1302325A1 (en) Device for checking internal memory
SU1642446A1 (en) Programmable controller
SU1196873A1 (en) Device for checking discrete units
EP0628912A4 (en) Cache memory apparatus.
RU1817106C (en) Device for determining difference of sets

Legal Events

Date Code Title Description
FC2A Withdrawal, rejection or dismissal of laid open patent application