NO315886B1 - Konvolusjonell innfeller med reduserte behov for minne og adressegeneratorfor denne, og konvolusjonell avinnfeller - Google Patents
Konvolusjonell innfeller med reduserte behov for minne og adressegeneratorfor denne, og konvolusjonell avinnfeller Download PDFInfo
- Publication number
- NO315886B1 NO315886B1 NO19951715A NO951715A NO315886B1 NO 315886 B1 NO315886 B1 NO 315886B1 NO 19951715 A NO19951715 A NO 19951715A NO 951715 A NO951715 A NO 951715A NO 315886 B1 NO315886 B1 NO 315886B1
- Authority
- NO
- Norway
- Prior art keywords
- cell
- storage location
- symbol
- cells
- address
- Prior art date
Links
- 238000012546 transfer Methods 0.000 claims abstract description 19
- 230000005540 biological transmission Effects 0.000 claims description 13
- 239000002699 waste material Substances 0.000 claims description 4
- 238000000926 separation method Methods 0.000 claims description 3
- 238000000638 solvent extraction Methods 0.000 claims 1
- 210000004027 cell Anatomy 0.000 description 144
- 238000004891 communication Methods 0.000 description 8
- 238000012937 correction Methods 0.000 description 7
- 238000010586 diagram Methods 0.000 description 4
- 230000000737 periodic effect Effects 0.000 description 4
- 238000013461 design Methods 0.000 description 3
- 238000001514 detection method Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 2
- 238000010348 incorporation Methods 0.000 description 2
- 238000007373 indentation Methods 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 210000000352 storage cell Anatomy 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 241001417527 Pempheridae Species 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 230000035939 shock Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2782—Interleaver implementations, which reduce the amount of required interleaving memory
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2732—Convolutional interleaver; Interleavers using shift-registers or delay lines like, e.g. Ramsey type interleaver
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/276—Interleaving address generation
Landscapes
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Error Detection And Correction (AREA)
- Detection And Correction Of Errors (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/238,259 US5537420A (en) | 1994-05-04 | 1994-05-04 | Convolutional interleaver with reduced memory requirements and address generator therefor |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| NO951715D0 NO951715D0 (no) | 1995-05-03 |
| NO951715L NO951715L (no) | 1995-11-06 |
| NO315886B1 true NO315886B1 (no) | 2003-11-03 |
Family
ID=22897141
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| NO19951715A NO315886B1 (no) | 1994-05-04 | 1995-05-03 | Konvolusjonell innfeller med reduserte behov for minne og adressegeneratorfor denne, og konvolusjonell avinnfeller |
Country Status (12)
| Country | Link |
|---|---|
| US (1) | US5537420A (fr) |
| EP (1) | EP0681373B1 (fr) |
| JP (1) | JP3634004B2 (fr) |
| KR (1) | KR100362090B1 (fr) |
| AT (1) | ATE232337T1 (fr) |
| AU (1) | AU683355B2 (fr) |
| CA (1) | CA2148199C (fr) |
| DE (1) | DE69529546T2 (fr) |
| DK (1) | DK0681373T3 (fr) |
| ES (1) | ES2191689T3 (fr) |
| NO (1) | NO315886B1 (fr) |
| TW (1) | TW245862B (fr) |
Families Citing this family (58)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5659580A (en) * | 1994-11-29 | 1997-08-19 | Lucent Technologies Inc. | Data interleaver for use with mobile communication systems and having a contiguous counter and an address twister |
| US5898710A (en) * | 1995-06-06 | 1999-04-27 | Globespan Technologies, Inc. | Implied interleaving, a family of systematic interleavers and deinterleavers |
| US5764649A (en) * | 1996-03-29 | 1998-06-09 | Amati Communications Corporation | Efficient address generation for convolutional interleaving using a minimal amount of memory |
| US5828671A (en) * | 1996-04-10 | 1998-10-27 | Motorola, Inc. | Method and apparatus for deinterleaving an interleaved data stream |
| US5719875A (en) * | 1996-06-11 | 1998-02-17 | Lucent Technologies Inc. | Systematic convolution interleavers and deinterleavers |
| KR100192797B1 (ko) * | 1996-07-01 | 1999-06-15 | 전주범 | 정적 램을 이용한 길쌈인터리버의 구조 |
| US5940863A (en) * | 1996-07-26 | 1999-08-17 | Zenith Electronics Corporation | Apparatus for de-rotating and de-interleaving data including plural memory devices and plural modulo memory address generators |
| KR100186627B1 (ko) * | 1996-09-21 | 1999-05-15 | 삼성전자 주식회사 | 베이스 밴드 인터리버 |
| US6061815A (en) * | 1996-12-09 | 2000-05-09 | Schlumberger Technologies, Inc. | Programming utility register to generate addresses in algorithmic pattern generator |
| ES2236784T3 (es) * | 1997-01-31 | 2005-07-16 | Alcatel | Metodo y dispositivo para intercalar y desintercalar datos digitales y sistema de comunicacion. |
| US5912898A (en) * | 1997-02-27 | 1999-06-15 | Integrated Device Technology, Inc. | Convolutional interleaver/de-interleaver |
| KR100255304B1 (ko) * | 1997-04-08 | 2000-05-01 | 김영환 | 디지탈 통신기기의 컨벌루셔널 디인터리버 |
| KR100237745B1 (ko) * | 1997-05-23 | 2000-01-15 | 김영환 | 회전형 인터리버/디인터리버의 메모리 주소 발생장치 및 그 방법 |
| JP3239084B2 (ja) * | 1997-05-30 | 2001-12-17 | 株式会社次世代デジタルテレビジョン放送システム研究所 | マルチキャリア伝送インターリーブ装置及び方法 |
| KR19990003242A (ko) | 1997-06-25 | 1999-01-15 | 윤종용 | 구조적 펀처드 길쌈부호 부호와 및 복호기 |
| US5938763A (en) * | 1997-08-06 | 1999-08-17 | Zenith Electronics Corporation | System for transposing data from column order to row order |
| JP4033245B2 (ja) * | 1997-09-02 | 2008-01-16 | ソニー株式会社 | ターボ符号化装置およびターボ符号化方法 |
| US6014761A (en) * | 1997-10-06 | 2000-01-11 | Motorola, Inc. | Convolutional interleaving/de-interleaving method using pointer incrementing across predetermined distances and apparatus for data transmission |
| KR100248396B1 (ko) * | 1997-10-24 | 2000-03-15 | 정선종 | 병렬 길쌈 부호화기를 사용한 채널 부호기 설계방법 |
| KR100556469B1 (ko) * | 1998-01-12 | 2006-04-21 | 엘지전자 주식회사 | 인터리브/디인터리브 장치 |
| JP3295372B2 (ja) * | 1998-04-22 | 2002-06-24 | 日本プレシジョン・サーキッツ株式会社 | デインターリーブ装置 |
| US6178530B1 (en) | 1998-04-24 | 2001-01-23 | Lucent Technologies Inc. | Addressing scheme for convolutional interleaver/de-interleaver |
| US6411654B1 (en) | 1998-04-27 | 2002-06-25 | Matsushita Electric Industrial Co., Ltd. | Convolutional interleaver, convolutional deinterleaver, convolutional interleaving method, and convolutional deinterleaving method |
| JP4081875B2 (ja) * | 1998-09-08 | 2008-04-30 | ソニー株式会社 | 符号化装置および方法、復号装置および方法、並びに提供媒体 |
| DE69907011T2 (de) * | 1998-10-30 | 2004-03-25 | Broadcom Corp., Irvine | Verallgemeinerter faltungsver- und -entschachteler |
| US6278715B1 (en) * | 1998-11-05 | 2001-08-21 | Qualcom Incorporated | System and method for reducing deinterleaver memory requirements through chunk allocation |
| US6304991B1 (en) * | 1998-12-04 | 2001-10-16 | Qualcomm Incorporated | Turbo code interleaver using linear congruential sequence |
| KR100306282B1 (ko) * | 1998-12-10 | 2001-11-02 | 윤종용 | 통신시스템의인터리빙/디인터리빙장치및방법 |
| JP2000224051A (ja) * | 1999-01-22 | 2000-08-11 | Texas Instr Inc <Ti> | たたみこみインタ―リ―ビング用の効率的メモリアドレス指定方式 |
| KR100330238B1 (ko) * | 1999-04-02 | 2002-03-25 | 윤종용 | 통신시스템의 인터리빙/디인터리빙 장치 및 방법 |
| KR100362557B1 (ko) * | 1999-04-06 | 2002-11-27 | 삼성전자 주식회사 | 이차원 인터리빙 장치 및 방법 |
| AU4207800A (en) | 1999-04-09 | 2000-11-14 | Sony Electronics Inc. | Interleavers and de-interleavers |
| PT1367726E (pt) * | 1999-05-19 | 2013-05-10 | Samsung Electronics Co Ltd | Aparelho e método de entrelaçamento turbo |
| RU2212103C2 (ru) * | 1999-05-19 | 2003-09-10 | Самсунг Электроникс Ко., Лтд. | Устройство и способ для турбоперемежения |
| KR100350683B1 (ko) * | 1999-08-28 | 2002-08-28 | 삼성전자 주식회사 | 데이터 디인터리버 및 어드레스 발생방법 |
| KR100645730B1 (ko) * | 1999-12-30 | 2006-11-13 | 주식회사 케이티 | 매직 매트릭스를 이용한 인터리빙 방법 |
| US6662332B1 (en) | 2000-07-05 | 2003-12-09 | 3Com Corporation | Interleaver for burst error correction |
| US7770010B2 (en) * | 2000-09-18 | 2010-08-03 | Wideband Semiconductors Inc. | Dynamically configurable interleaver scheme using at least one dynamically changeable interleaving parameter |
| US6714599B1 (en) * | 2000-09-29 | 2004-03-30 | Qualcomm, Incorporated | Method and apparatus for efficient processing of signal in a communication system |
| US7385949B1 (en) | 2001-06-05 | 2008-06-10 | Broadcom Corporation | System and method for de-interleaving data in a wireless receiver |
| EP1388947A1 (fr) | 2002-08-05 | 2004-02-11 | Alcatel | Système comprenant un entrelaceur et un desentrelaceur |
| KR100518295B1 (ko) * | 2003-03-14 | 2005-10-04 | 삼성전자주식회사 | 디지털 통신 시스템의 디인터리빙장치 및 그의디인터리빙방법 |
| US6839870B2 (en) | 2003-03-21 | 2005-01-04 | Terayon Communications Systems, Inc. | Error-correcting code interleaver |
| US7225306B2 (en) | 2004-06-23 | 2007-05-29 | Texas Instruments Incorporated | Efficient address generation for Forney's modular periodic interleavers |
| KR100739684B1 (ko) | 2004-08-05 | 2007-07-13 | 삼성전자주식회사 | 저밀도 패리티 체크 행렬 생성 장치 및 방법 |
| US7457993B2 (en) | 2004-11-16 | 2008-11-25 | Texas Instruments Incorporated | Error free dynamic rate change in a digital subscriber line DSL with constant delay |
| US7716563B2 (en) * | 2004-11-30 | 2010-05-11 | Ciena Corporation | Method and apparatus for the efficient implementation of a totally general convolutional interleaver in DMT-based xDSL systems |
| CN101120508B (zh) * | 2005-02-14 | 2012-10-10 | 皇家飞利浦电子股份有限公司 | 用于进行交织或去交织的方法和设备 |
| US7657818B2 (en) * | 2005-06-22 | 2010-02-02 | Adaptive Spectrum And Signal Alignment, Inc. | Dynamic minimum-memory interleaving |
| US7644340B1 (en) * | 2005-07-08 | 2010-01-05 | Marvell International Ltd. | General convolutional interleaver and deinterleaver |
| TWI269535B (en) * | 2005-09-13 | 2006-12-21 | Sunplus Technology Co Ltd | Convolutional interleaving and de-interleaving circuit and method |
| KR100733767B1 (ko) | 2005-12-05 | 2007-06-29 | 한국전자통신연구원 | 시간 디인터리빙 장치 및 방법 |
| US20070277064A1 (en) * | 2006-05-02 | 2007-11-29 | Mediatek Inc. | Reconfigurable convolutional interleaver/deinterleaver using minimum amount of memory and an address generator |
| KR101535833B1 (ko) * | 2007-07-26 | 2015-07-13 | 삼성전자주식회사 | 스트림 처리 장치 및 방법 |
| CN101820497B (zh) | 2007-07-26 | 2013-12-04 | 三星电子株式会社 | 流处理设备及其方法 |
| KR101623730B1 (ko) * | 2009-11-23 | 2016-05-25 | 삼성전자주식회사 | 인터리버 장치 |
| US8799750B1 (en) * | 2011-05-09 | 2014-08-05 | Xilinx, Inc. | Convolutional interleaver for bursty memory access |
| GB2512601B (en) * | 2013-04-02 | 2016-02-10 | Sony Corp | Transmitters and methods for transmitting signals |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4084226A (en) * | 1976-09-24 | 1978-04-11 | Sperry Rand Corporation | Virtual address translator |
| GB2059723A (en) * | 1979-09-19 | 1981-04-23 | Marconi Co Ltd | Interleavers for digital data signals |
| US4394642A (en) * | 1981-09-21 | 1983-07-19 | Sperry Corporation | Apparatus for interleaving and de-interleaving data |
| JPS607418B2 (ja) * | 1983-10-05 | 1985-02-25 | 日立電子株式会社 | インタ−リ−ブ処理回路 |
| JPS6437125A (en) * | 1987-07-31 | 1989-02-07 | Csk Corp | Cross coding method and device therefor |
| US5172379A (en) * | 1989-02-24 | 1992-12-15 | Data General Corporation | High performance memory system |
| US5042033A (en) * | 1989-06-05 | 1991-08-20 | Canadian Marconi Corporation | RAM-implemented convolutional interleaver |
| JP3415693B2 (ja) * | 1993-12-23 | 2003-06-09 | ノキア モービル フォーンズ リミテッド | インターリーブプロセス |
-
1994
- 1994-05-04 US US08/238,259 patent/US5537420A/en not_active Expired - Lifetime
- 1994-06-15 TW TW083105411A patent/TW245862B/zh active
-
1995
- 1995-04-28 CA CA002148199A patent/CA2148199C/fr not_active Expired - Lifetime
- 1995-05-03 DK DK95106635T patent/DK0681373T3/da active
- 1995-05-03 AT AT95106635T patent/ATE232337T1/de not_active IP Right Cessation
- 1995-05-03 EP EP95106635A patent/EP0681373B1/fr not_active Expired - Lifetime
- 1995-05-03 DE DE69529546T patent/DE69529546T2/de not_active Expired - Lifetime
- 1995-05-03 NO NO19951715A patent/NO315886B1/no unknown
- 1995-05-03 AU AU17849/95A patent/AU683355B2/en not_active Ceased
- 1995-05-03 ES ES95106635T patent/ES2191689T3/es not_active Expired - Lifetime
- 1995-05-04 KR KR1019950011162A patent/KR100362090B1/ko not_active Expired - Fee Related
- 1995-05-08 JP JP13473995A patent/JP3634004B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP3634004B2 (ja) | 2005-03-30 |
| TW245862B (en) | 1995-04-21 |
| CA2148199C (fr) | 2000-11-21 |
| DE69529546T2 (de) | 2004-02-19 |
| AU1784995A (en) | 1995-11-09 |
| DK0681373T3 (da) | 2003-05-26 |
| DE69529546D1 (de) | 2003-03-13 |
| EP0681373B1 (fr) | 2003-02-05 |
| JPH0865177A (ja) | 1996-03-08 |
| KR100362090B1 (ko) | 2003-02-05 |
| EP0681373A2 (fr) | 1995-11-08 |
| ATE232337T1 (de) | 2003-02-15 |
| US5537420A (en) | 1996-07-16 |
| EP0681373A3 (fr) | 1996-10-16 |
| KR950035112A (ko) | 1995-12-30 |
| CA2148199A1 (fr) | 1995-11-05 |
| NO951715D0 (no) | 1995-05-03 |
| NO951715L (no) | 1995-11-06 |
| AU683355B2 (en) | 1997-11-06 |
| ES2191689T3 (es) | 2003-09-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| NO315886B1 (no) | Konvolusjonell innfeller med reduserte behov for minne og adressegeneratorfor denne, og konvolusjonell avinnfeller | |
| JP3882097B2 (ja) | 重畳インターリーバ及びメモリのアドレス発生方法 | |
| US4928280A (en) | Fast processor for multi-bit error correction codes | |
| US20020049947A1 (en) | Product code based forward error correction system | |
| KR100526512B1 (ko) | 이동 통신시스템의 직렬 쇄상 컨볼루션 부호화를 위한 인터리빙장치 및 방법 | |
| EP1125366B1 (fr) | Entrelaceur/desentrelaceur a convolution generalise | |
| EP1118160B1 (fr) | Entrelaceur utilisant le partitionnement de co-ensembles | |
| JP2000138596A (ja) | インタリーブ方法及びデインタリーブ方法並びにインタリーブ装置及びデインタリーブ装置並びにインタリーブ/デインタリーブシステム並びにインタリーブ/デインタリーブ装置 | |
| CA2360340C (fr) | Entrelacement de blocs pour turbocodage | |
| US6625763B1 (en) | Block interleaver and de-interleaver with buffer to reduce power consumption | |
| GB2456292A (en) | Interleaver which reads out and writes into the nth memory address of the previous frames read/write address sequence for each successive frame | |
| EP0026050B1 (fr) | Dispositifs d'imbrication et de désimbrication | |
| US4534029A (en) | Fault alignment control system and circuits | |
| US7502390B2 (en) | Optimized interleaver and/or deinterleaver design | |
| KR100215566B1 (ko) | 정적 램을 이용한 길쌈 인터리버/디인터리버 및정적 램의 주소 생성 방법 | |
| KR0183171B1 (ko) | 인터리버 및 디인터리버와 그 방법 | |
| KR100556469B1 (ko) | 인터리브/디인터리브 장치 | |
| KR100200810B1 (ko) | 오류 정정부호화 방법 및 장치 | |
| EP1111799A1 (fr) | Correction d'erreurs avec un code de type cross interleave Reed-Solomon, en particulier pour CD-ROM | |
| KR100487366B1 (ko) | 블록 인터리빙 방법 및 그를 위한 장치 | |
| US5999566A (en) | Method and apparatus for providing error-tolerant communication of information | |
| HK1095673B (en) | Method and system for turbo code | |
| KR19980023729A (ko) | 정적 램을 이용한 길쌈 인터리버/디인터리버 및 정적 램의 주소 생성 방법 |