NO995556L - Fremgangsmåte og anordning for å forbinde en prosessor med en ASIC - Google Patents

Fremgangsmåte og anordning for å forbinde en prosessor med en ASIC

Info

Publication number
NO995556L
NO995556L NO995556A NO995556A NO995556L NO 995556 L NO995556 L NO 995556L NO 995556 A NO995556 A NO 995556A NO 995556 A NO995556 A NO 995556A NO 995556 L NO995556 L NO 995556L
Authority
NO
Norway
Prior art keywords
processor
asic
signals
state
basis
Prior art date
Application number
NO995556A
Other languages
English (en)
Other versions
NO995556D0 (no
Inventor
Olli Piirainen
Aki Happonen
Original Assignee
Nokia Networks Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Networks Oy filed Critical Nokia Networks Oy
Publication of NO995556L publication Critical patent/NO995556L/no
Publication of NO995556D0 publication Critical patent/NO995556D0/no

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4213—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Multi Processors (AREA)
  • Electrotherapy Devices (AREA)
  • Diaphragms For Electromechanical Transducers (AREA)
  • Small-Scale Networks (AREA)
  • Hardware Redundancy (AREA)

Abstract

Oppfinnelsen angår en fremgangsmåte og en anordning for å forbinde en prosessor med en ASIC. l anordningen genererer prosessoren styringssignaler som benyttes når prosessoren leser data fra og skriver data inn i ASIC-en. Anord- ningen omfatter midler (10) for å motta styringssignaler fra prosessoren og gene- rere lese- og skrivesignaler på grunnlag av de mottatte signalene. Midlene (10) implementeres ved hjelp av en asynkron tilstandsmaskin som forandrer sin til- stand på grunnlag av de mottatte signalene. Midlene (10) forandrer sin tilstand uten et synkroniserende taktsignal.
NO995556A 1997-05-15 1999-11-12 Fremgangsmåte og anordning for å forbinde en prosessor med en ASIC NO995556D0 (no)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI972091A FI105727B (fi) 1997-05-15 1997-05-15 Menetelmä ja järjestely prosessorin liittämiseksi ASIC-piiriin
PCT/FI1998/000402 WO1998052123A2 (en) 1997-05-15 1998-05-12 Method and arrangement for connecting processor to asic

Publications (2)

Publication Number Publication Date
NO995556L true NO995556L (no) 1999-11-12
NO995556D0 NO995556D0 (no) 1999-11-12

Family

ID=8548861

Family Applications (1)

Application Number Title Priority Date Filing Date
NO995556A NO995556D0 (no) 1997-05-15 1999-11-12 Fremgangsmåte og anordning for å forbinde en prosessor med en ASIC

Country Status (10)

Country Link
US (1) US6654844B1 (no)
EP (1) EP0988603B1 (no)
JP (1) JP2001526810A (no)
CN (1) CN1256769A (no)
AT (1) ATE231256T1 (no)
AU (1) AU736765B2 (no)
DE (1) DE69810769T2 (no)
FI (1) FI105727B (no)
NO (1) NO995556D0 (no)
WO (1) WO1998052123A2 (no)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ATE266881T1 (de) 1998-06-17 2004-05-15 Nokia Corp Ein schnittstellengerät zum verbinden von geräten mit verschiedenen taktfrequenzen und verfahren zum betreiben der schnittstelle
US6789153B1 (en) * 2001-02-20 2004-09-07 Lsi Logic Corporation Bridge for coupling digital signal processor to on-chip bus as slave

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2217064A (en) 1988-03-23 1989-10-18 Benchmark Technologies Interfacing asynchronous processors
EP0340901A3 (en) 1988-03-23 1992-12-30 Du Pont Pixel Systems Limited Access system for dual port memory
US5335338A (en) 1991-05-31 1994-08-02 Micro Solutions, Inc. General purpose parallel port interface
US5255375A (en) * 1992-01-10 1993-10-19 Digital Equipment Corporation High performance interface between an asynchronous bus and one or more processors or the like
US5339395A (en) * 1992-09-17 1994-08-16 Delco Electronics Corporation Interface circuit for interfacing a peripheral device with a microprocessor operating in either a synchronous or an asynchronous mode
US5325491A (en) * 1993-04-13 1994-06-28 International Business Machines Corporation Method and apparatus for extending a computer bus
US5428623A (en) * 1993-07-01 1995-06-27 Tandem Computers Incorporated Scannable interface to nonscannable microprocessor
US5758107A (en) * 1994-02-14 1998-05-26 Motorola Inc. System for offloading external bus by coupling peripheral device to data processor through interface logic that emulate the characteristics of the external bus
US5680594A (en) 1995-05-24 1997-10-21 Eastman Kodak Company Asic bus interface having a master state machine and a plurality of synchronizing state machines for controlling subsystems operating at different clock frequencies
US5987590A (en) * 1996-04-02 1999-11-16 Texas Instruments Incorporated PC circuits, systems and methods

Also Published As

Publication number Publication date
DE69810769D1 (de) 2003-02-20
WO1998052123A2 (en) 1998-11-19
FI972091L (fi) 1998-11-16
EP0988603B1 (en) 2003-01-15
US6654844B1 (en) 2003-11-25
WO1998052123A3 (en) 1999-02-04
ATE231256T1 (de) 2003-02-15
NO995556D0 (no) 1999-11-12
DE69810769T2 (de) 2003-09-25
EP0988603A2 (en) 2000-03-29
JP2001526810A (ja) 2001-12-18
FI972091A0 (fi) 1997-05-15
FI105727B (fi) 2000-09-29
AU736765B2 (en) 2001-08-02
CN1256769A (zh) 2000-06-14
AU7433898A (en) 1998-12-08

Similar Documents

Publication Publication Date Title
CA2179235A1 (en) Built-in test scheme for a jitter tolerance test of a clock and data recovery unit
TW349197B (en) Servo demodulator and method for synchronous servo demodulation
EP0389261A3 (en) Compact-type device for reproducing data
NO914098L (no) Apparat og metode for aa kalibrere et sensorsystem
GB2333003A (en) Method and apparatus for controlling exposure of a CMOS sensor array
GB2271492A (en) Apparatus for and method of synchronizing a clock signal
GB2320378B (en) Universal input data sampling circuit
EP0377455A3 (en) Test mode switching system for lsi
EP0923070A3 (en) Optical disc recording and reproducing apparatus
NO995556D0 (no) Fremgangsmåte og anordning for å forbinde en prosessor med en ASIC
TW341002B (en) Wave generation circuit for reading ROM data and generating wave signals and flat matrix display apparatus using the same circuit
MY123401A (en) Apparatus for reading from or writing to optical recording media
JPS5628560A (en) Compression data restoration system
HUP9902497A2 (hu) Optikai felvételi eljárás és készülék az eljárás foganatosítására
TW368661B (en) Testing circuit
EP0860827A3 (en) Data verification
KR890009111A (ko) 루우프형상 광전송장치
JPS5750313A (en) Synchronizing circuit of digital signal reproducer
WO2002040708A3 (de) Verfahren zum erhalten von informationsdaten für die anwendung eines biochips/probenträgers
NO954918L (no) Fremgangsmåte til dataoverföring over en overföringsenhet samt en koblingsanordning til gjennomföring av fremgangsmåten
WO2003068945A3 (en) Detection of molecular interaction by reactivation of an auto-inhibited responder (rair)
KR940020830A (ko) 고선명 텔레비젼의 슬라이스 분배장치
JP2850875B2 (ja) 位相調整用メモリ
KR960003173A (ko) 디지탈신호처리시스템에 있어서 입출력동기제어장치
JPS5741049A (en) Monitoring system of pulse code modulation multiplex device

Legal Events

Date Code Title Description
FC2A Withdrawal, rejection or dismissal of laid open patent application