RO87507B1 - Celula semiconductoare, procedeu si instalatie de obtinere - Google Patents
Celula semiconductoare, procedeu si instalatie de obtinereInfo
- Publication number
- RO87507B1 RO87507B1 RO112959A RO11295983A RO87507B1 RO 87507 B1 RO87507 B1 RO 87507B1 RO 112959 A RO112959 A RO 112959A RO 11295983 A RO11295983 A RO 11295983A RO 87507 B1 RO87507 B1 RO 87507B1
- Authority
- RO
- Romania
- Prior art keywords
- cell
- resin
- semiconductor
- passivation
- obtaining
- Prior art date
Links
- 238000000034 method Methods 0.000 title abstract 3
- 238000009434 installation Methods 0.000 title 1
- 239000011347 resin Substances 0.000 abstract 4
- 229920005989 resin Polymers 0.000 abstract 4
- 239000004065 semiconductor Substances 0.000 abstract 4
- 239000000956 alloy Substances 0.000 abstract 2
- 229910045601 alloy Inorganic materials 0.000 abstract 2
- 238000002161 passivation Methods 0.000 abstract 2
- 238000005476 soldering Methods 0.000 abstract 2
- 230000002378 acidificating effect Effects 0.000 abstract 1
- 238000000576 coating method Methods 0.000 abstract 1
- 238000007872 degassing Methods 0.000 abstract 1
- 229910003460 diamond Inorganic materials 0.000 abstract 1
- 239000010432 diamond Substances 0.000 abstract 1
- 239000002184 metal Substances 0.000 abstract 1
- 238000005554 pickling Methods 0.000 abstract 1
- 238000006116 polymerization reaction Methods 0.000 abstract 1
- 230000001681 protective effect Effects 0.000 abstract 1
- 239000002904 solvent Substances 0.000 abstract 1
- 238000005406 washing Methods 0.000 abstract 1
- 238000003466 welding Methods 0.000 abstract 1
Landscapes
- Liquid Deposition Of Substances Of Which Semiconductor Devices Are Composed (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| RO112959A RO87507B1 (ro) | 1983-12-20 | 1983-12-20 | Celula semiconductoare, procedeu si instalatie de obtinere |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| RO112959A RO87507B1 (ro) | 1983-12-20 | 1983-12-20 | Celula semiconductoare, procedeu si instalatie de obtinere |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| RO87507A2 RO87507A2 (fr) | 1985-08-31 |
| RO87507B1 true RO87507B1 (ro) | 1985-09-01 |
Family
ID=20114072
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| RO112959A RO87507B1 (ro) | 1983-12-20 | 1983-12-20 | Celula semiconductoare, procedeu si instalatie de obtinere |
Country Status (1)
| Country | Link |
|---|---|
| RO (1) | RO87507B1 (fr) |
-
1983
- 1983-12-20 RO RO112959A patent/RO87507B1/ro unknown
Also Published As
| Publication number | Publication date |
|---|---|
| RO87507A2 (fr) | 1985-08-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11521861B2 (en) | Method of manufacturing semiconductor devices and corresponding semiconductor device | |
| US9806043B2 (en) | Method of manufacturing molded semiconductor packages having an optical inspection feature | |
| US5950070A (en) | Method of forming a chip scale package, and a tool used in forming the chip scale package | |
| JPH0355859A (ja) | 半導体ダイボンディング方法 | |
| US5907786A (en) | Process for manufacturing a flip-chip integrated circuit | |
| US20230187296A1 (en) | Die attachment method for semiconductor devices and corresponding semiconductor device | |
| US12125803B2 (en) | Method of manufacturing semiconductor devices, corresponding apparatus and semiconductor device | |
| RO87507B1 (ro) | Celula semiconductoare, procedeu si instalatie de obtinere | |
| JP2014072236A (ja) | 半導体装置の製造方法 | |
| US8049324B1 (en) | Preventing access to stub traces on an integrated circuit package | |
| JPH0745641A (ja) | 半導体装置の実装方法 | |
| CN113574641A (zh) | 具有高导热性管芯附接的多芯片封装 | |
| CN112687558B (zh) | 一种改善激光修调多晶硅电阻精度的方法 | |
| CN111799245B (zh) | 一种芯片标识方法及具有标识的芯片 | |
| KR970011650B1 (en) | Fabrication method of good die of solder bump | |
| JPH02277753A (ja) | はんだメッキ方法およびその装置 | |
| US7485493B2 (en) | Singulating surface-mountable semiconductor devices and fitting external contacts to said devices | |
| EP2207200A1 (fr) | Empilement de puces de circuits intégrés enrobées avec des pistes de connexion latérales | |
| US6313413B1 (en) | Wire structure of substrate for layout detection | |
| Antilano et al. | Enabling Wettable Flank Technology: Insights, Challenges and Perspectives | |
| JPS56167351A (en) | Manufacture of integrated circuit | |
| Lanin et al. | chapter 7. Technology for the assembly and mounting of micromodules | |
| JP2523512Y2 (ja) | フラットパッケ−ジ型ic | |
| JPH0279442A (ja) | キャリアテープ | |
| KR100221653B1 (ko) | 반도체 패키지의 솔더링 방법 |