SE414104B - Digital faslast slinga - Google Patents

Digital faslast slinga

Info

Publication number
SE414104B
SE414104B SE7810736A SE7810736A SE414104B SE 414104 B SE414104 B SE 414104B SE 7810736 A SE7810736 A SE 7810736A SE 7810736 A SE7810736 A SE 7810736A SE 414104 B SE414104 B SE 414104B
Authority
SE
Sweden
Prior art keywords
output
input
signal
oscillator
detector
Prior art date
Application number
SE7810736A
Other languages
English (en)
Swedish (sv)
Other versions
SE7810736L (sv
Inventor
J S Hedin
G A Jarnestedt
Original Assignee
Ellemtel Utvecklings Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ellemtel Utvecklings Ab filed Critical Ellemtel Utvecklings Ab
Priority to SE7810736A priority Critical patent/SE414104B/sv
Priority to FI792894A priority patent/FI67004C/sv
Priority to US06/196,053 priority patent/US4360926A/en
Priority to NO793303A priority patent/NO148730C/no
Priority to PCT/SE1979/000205 priority patent/WO1980000904A1/en
Priority to DE19792953215 priority patent/DE2953215A1/de
Publication of SE7810736L publication Critical patent/SE7810736L/
Priority to DK253180A priority patent/DK149380C/da
Publication of SE414104B publication Critical patent/SE414104B/sv

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/04Speed or phase control by synchronisation signals
    • H04L7/048Speed or phase control by synchronisation signals using the properties of error detecting or error correcting codes, e.g. parity as synchronisation signal
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0054Detection of the synchronisation error by features other than the received signal transition
    • H04L7/0066Detection of the synchronisation error by features other than the received signal transition detection of error based on transmission code rule
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Circuits Of Receivers In General (AREA)
  • Holo Graphy (AREA)
  • Diaphragms For Electromechanical Transducers (AREA)
SE7810736A 1978-10-13 1978-10-13 Digital faslast slinga SE414104B (sv)

Priority Applications (7)

Application Number Priority Date Filing Date Title
SE7810736A SE414104B (sv) 1978-10-13 1978-10-13 Digital faslast slinga
FI792894A FI67004C (fi) 1978-10-13 1979-09-18 Digital faslaost slinga
US06/196,053 US4360926A (en) 1978-10-13 1979-10-12 Digital phase-locked loop
NO793303A NO148730C (no) 1978-10-13 1979-10-12 Digital faselaast sloeyfe
PCT/SE1979/000205 WO1980000904A1 (en) 1978-10-13 1979-10-12 Digital phase-locked loop
DE19792953215 DE2953215A1 (de) 1978-10-13 1979-10-12 Digital phase-locked loop
DK253180A DK149380C (da) 1978-10-13 1980-06-12 Digital faselaast slaejfe

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE7810736A SE414104B (sv) 1978-10-13 1978-10-13 Digital faslast slinga

Publications (2)

Publication Number Publication Date
SE7810736L SE7810736L (sv) 1980-04-14
SE414104B true SE414104B (sv) 1980-07-07

Family

ID=20336100

Family Applications (1)

Application Number Title Priority Date Filing Date
SE7810736A SE414104B (sv) 1978-10-13 1978-10-13 Digital faslast slinga

Country Status (6)

Country Link
US (1) US4360926A (da)
DK (1) DK149380C (da)
FI (1) FI67004C (da)
NO (1) NO148730C (da)
SE (1) SE414104B (da)
WO (1) WO1980000904A1 (da)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4570130A (en) * 1982-10-20 1986-02-11 International Business Machines Corporation Input controller circuit apparatus for phase lock loop voltage controlled oscillator
US4930142A (en) * 1988-12-06 1990-05-29 Stac, Inc. Digital phase lock loop
ES2146576T3 (es) * 1990-03-14 2000-08-16 Cit Alcatel Disposicion de bucle con enganche de pase.
US5162910A (en) * 1990-10-03 1992-11-10 Thomson Consumer Electronics, Inc. Synchronizing circuit
AU2155292A (en) * 1991-05-21 1992-12-30 Elf Technologies, Inc. Methods and systems of preparing extended length flexible harnesses
US5442315A (en) * 1993-07-27 1995-08-15 International Business Machines Corporation Bit stream rate asynchronous digital phase-locked loop
DE19717642A1 (de) * 1997-04-25 1998-11-05 Siemens Ag Verfahren zur Datenregeneration
KR100296028B1 (ko) * 1998-12-31 2001-09-06 윤종용 이동통신시스템에서 이득 조절 장치를 가지는 복호기
JP2001076437A (ja) * 1999-09-06 2001-03-23 Victor Co Of Japan Ltd クロック信号発生装置
EP1231748B1 (de) * 2001-02-09 2004-10-06 Siemens Aktiengesellschaft Verfahren und Anordnung zur Regelung der Entscheiderschwelle und der Abtasttaktphase eines Datenregenerators für ein binäres Signal
DE10156111A1 (de) * 2001-11-16 2003-06-05 Philips Intellectual Property Empfangsschaltung zum Empfang von Nachrichtensignalen
US11511716B2 (en) * 2019-06-12 2022-11-29 Bendix Commercial Vehicle Systems Llc EBS tractor control line to trailer system to improve transmission timing for an air brake system

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3355549A (en) * 1963-11-27 1967-11-28 Ortronix Inc Universal repeater
US3939424A (en) * 1973-09-08 1976-02-17 Sony Corporation Radio receiver with a phase locked loop for a demodulator
CA1063719A (en) * 1975-04-28 1979-10-02 Control Data Corporation Phase locked loop decoder
US4030045A (en) * 1976-07-06 1977-06-14 International Telephone And Telegraph Corporation Digital double differential phase-locked loop
FR2361019A1 (fr) * 1976-08-04 1978-03-03 Cit Alcatel Dispositif de decodage d'un message en code dit de miller
US4151485A (en) * 1977-11-21 1979-04-24 Rockwell International Corporation Digital clock recovery circuit

Also Published As

Publication number Publication date
NO148730B (no) 1983-08-22
DK149380C (da) 1987-01-19
SE7810736L (sv) 1980-04-14
WO1980000904A1 (en) 1980-05-01
DK149380B (da) 1986-05-20
US4360926A (en) 1982-11-23
NO793303L (no) 1980-04-15
DK253180A (da) 1980-06-12
NO148730C (no) 1983-11-30
FI792894A7 (fi) 1980-04-14
FI67004B (fi) 1984-08-31
FI67004C (fi) 1984-12-10

Similar Documents

Publication Publication Date Title
SE414104B (sv) Digital faslast slinga
US3303462A (en) Error detection in duobinary data systems
US3964020A (en) High voltage system with self-test circuitry
GB2243269A (en) Decoding binary-coded transmissions
KR930011444A (ko) 위상 고정 루프(pll)
US4392226A (en) Multiple source clock encoded communications error detection circuit
SE440431B (sv) Radioinformationsoverforingssystem
NO137106B (no) Anordning for frekvensregulering av en oscillatorkrets
US5148453A (en) Parallel sync detection
KR890000031B1 (ko) 자동열차 제어장치
SE433998B (sv) Anordning vid signalmottagare for att kompensera digitala fel i overford digital signal
WO1984004863A1 (en) Manchester decoder
US4500852A (en) Wide range phase detector utilizing a plurality of stacked detector modules
US5151927A (en) Dual-mode synchronization device, in particular for frame clock phase recovery in a half-duplex transmission system
EP0258893B1 (en) Start pattern detecting apparatus
HK105495A (en) Phase comparator, especially for a phase-locked loop
EP0746112A2 (en) Error correction device
US4244052A (en) Receiver word alignment for digital transmission systems using a redundant ternary line code
KR940023082A (ko) 디지탈 전송 시스템
JPH10313349A (ja) データ通信装置
EP0133005B1 (en) Safe operation proving of a controlled system
EP0020827B1 (en) An arrangement for monitoring the performance of a digital transmission system
US3543177A (en) Digital frequency comparator
US11677464B2 (en) Optical transceiver and method for controlling optical transceiver
JP2988300B2 (ja) バイポーラクロック擾乱検出回路

Legal Events

Date Code Title Description
NAL Patent in force

Ref document number: 7810736-4

Format of ref document f/p: F

NUG Patent has lapsed

Ref document number: 7810736-4

Format of ref document f/p: F