SG123492G - Method for fabricating a field-effect transistor with a self-aligned gate - Google Patents
Method for fabricating a field-effect transistor with a self-aligned gateInfo
- Publication number
- SG123492G SG123492G SG1234/92A SG123492A SG123492G SG 123492 G SG123492 G SG 123492G SG 1234/92 A SG1234/92 A SG 1234/92A SG 123492 A SG123492 A SG 123492A SG 123492 G SG123492 G SG 123492G
- Authority
- SG
- Singapore
- Prior art keywords
- fabricating
- self
- field
- effect transistor
- aligned gate
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/061—Manufacture or treatment of FETs having Schottky gates
- H10D30/0612—Manufacture or treatment of FETs having Schottky gates of lateral single-gate Schottky FETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/69—Etching of wafers, substrates or parts of devices using masks for semiconductor materials
- H10P50/691—Etching of wafers, substrates or parts of devices using masks for semiconductor materials for Group V materials or Group III-V materials
- H10P50/692—Etching of wafers, substrates or parts of devices using masks for semiconductor materials for Group V materials or Group III-V materials characterised by their composition, e.g. multilayer masks or materials
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/142—Semiconductor-metal-semiconductor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/145—Shaped junctions
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/944,457 US4784967A (en) | 1986-12-19 | 1986-12-19 | Method for fabricating a field-effect transistor with a self-aligned gate |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| SG123492G true SG123492G (en) | 1993-02-19 |
Family
ID=25481431
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| SG1234/92A SG123492G (en) | 1986-12-19 | 1992-12-09 | Method for fabricating a field-effect transistor with a self-aligned gate |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US4784967A (fr) |
| EP (1) | EP0274866B1 (fr) |
| JP (1) | JPS63164477A (fr) |
| CA (1) | CA1271850A (fr) |
| DE (1) | DE3778861D1 (fr) |
| ES (1) | ES2030742T3 (fr) |
| HK (1) | HK108693A (fr) |
| SG (1) | SG123492G (fr) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR920009718B1 (ko) * | 1987-08-10 | 1992-10-22 | 스미도모덴기고오교오 가부시기가이샤 | 화합물반도체장치 및 그 제조방법 |
| US5013685A (en) * | 1989-11-02 | 1991-05-07 | At&T Bell Laboratories | Method of making a non-alloyed ohmic contact to III-V semiconductors-on-silicon |
| US6043143A (en) * | 1998-05-04 | 2000-03-28 | Motorola, Inc. | Ohmic contact and method of manufacture |
| US6258616B1 (en) * | 1998-05-22 | 2001-07-10 | Lucent Technologies Inc. | Method of making a semiconductor device having a non-alloyed ohmic contact to a buried doped layer |
| TW407309B (en) * | 1999-01-29 | 2000-10-01 | Nat Science Council | MOSFET manufacturing process |
| US7483212B2 (en) * | 2006-10-11 | 2009-01-27 | Rensselaer Polytechnic Institute | Optical thin film, semiconductor light emitting device having the same and methods of fabricating the same |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL167277C (nl) * | 1970-08-29 | 1981-11-16 | Philips Nv | Halfgeleiderinrichting met een plaatvorming half- geleiderlichaam met over althans een deel van de dikte van het halfgeleiderlichaam afgeschuinde randen, dat is voorzien van een metalen elektrode die een gelijkrichtende overgang vormt met het halfgeleider- lichaam en werkwijze ter vervaardiging van de halfgeleiderinrichting. |
| US3993515A (en) * | 1975-03-31 | 1976-11-23 | Rca Corporation | Method of forming raised electrical contacts on a semiconductor device |
| JPS5850428B2 (ja) * | 1975-04-16 | 1983-11-10 | 株式会社東芝 | メサ型半導体装置 |
| US4029542A (en) * | 1975-09-19 | 1977-06-14 | Rca Corporation | Method for sloping the sidewalls of multilayer P+ PN+ junction mesa structures |
| JPS52128078A (en) * | 1976-04-21 | 1977-10-27 | Mitsubishi Electric Corp | Manufacture of field effect transistor |
| US4029562A (en) * | 1976-04-29 | 1977-06-14 | Ibm Corporation | Forming feedthrough connections for multi-level interconnections metallurgy systems |
| JPS5412573A (en) * | 1977-06-29 | 1979-01-30 | Matsushita Electric Ind Co Ltd | Junction type field effect transistor and production of the same |
| US4197551A (en) * | 1977-09-14 | 1980-04-08 | Raytheon Company | Semiconductor device having improved Schottky-barrier junction |
| GB1602498A (en) * | 1978-05-31 | 1981-11-11 | Secr Defence | Fet devices and their fabrication |
| GB1601059A (en) * | 1978-05-31 | 1981-10-21 | Secr Defence | Fet devices and their fabrication |
| US4325181A (en) * | 1980-12-17 | 1982-04-20 | The United States Of America As Represented By The Secretary Of The Navy | Simplified fabrication method for high-performance FET |
| FR2496982A1 (fr) * | 1980-12-24 | 1982-06-25 | Labo Electronique Physique | Procede de fabrication de transistors a effet de champ, a grille auto-alignee, et transistors ainsi obtenus |
| JPS6089979A (ja) * | 1983-10-24 | 1985-05-20 | Fujitsu Ltd | 半導体装置 |
| FR2558647B1 (fr) * | 1984-01-23 | 1986-05-09 | Labo Electronique Physique | Transistor a effet de champ de type schottky pour applications hyperfrequences et procede de realisation permettant d'obtenir un tel transistor |
| GB8413170D0 (en) * | 1984-05-23 | 1984-06-27 | British Telecomm | Production of semiconductor devices |
| US4780748A (en) * | 1986-06-06 | 1988-10-25 | American Telephone & Telegraph Company, At&T Bell Laboratories | Field-effect transistor having a delta-doped ohmic contact |
-
1986
- 1986-12-19 US US06/944,457 patent/US4784967A/en not_active Expired - Lifetime
-
1987
- 1987-12-09 ES ES198787310792T patent/ES2030742T3/es not_active Expired - Lifetime
- 1987-12-09 EP EP87310792A patent/EP0274866B1/fr not_active Expired
- 1987-12-09 DE DE8787310792T patent/DE3778861D1/de not_active Expired - Fee Related
- 1987-12-14 JP JP62314332A patent/JPS63164477A/ja active Pending
- 1987-12-16 CA CA000554501A patent/CA1271850A/fr not_active Expired - Fee Related
-
1992
- 1992-12-09 SG SG1234/92A patent/SG123492G/en unknown
-
1993
- 1993-10-14 HK HK1086/93A patent/HK108693A/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| DE3778861D1 (de) | 1992-06-11 |
| CA1271850A (fr) | 1990-07-17 |
| EP0274866B1 (fr) | 1992-05-06 |
| ES2030742T3 (es) | 1992-11-16 |
| EP0274866A1 (fr) | 1988-07-20 |
| US4784967A (en) | 1988-11-15 |
| JPS63164477A (ja) | 1988-07-07 |
| HK108693A (en) | 1993-10-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0303061A3 (en) | Process for forming a planarized, metal-strapped polysilicon gate fet | |
| IL83327A (en) | Process for making a t-gate transistor | |
| DE3569634D1 (en) | Method of fabricating an insulated gate type field-effect transistor | |
| EP0173953A3 (en) | Method for manufacturing a semiconductor device having a gate electrode | |
| GB2185350B (en) | A method for mos transistor manufacture | |
| EP0304839A3 (en) | Method for fabricating insulated gate semiconductor device | |
| EP0268298A3 (en) | Method of producing the gate electrode of a filed effect transistor | |
| DE3378806D1 (en) | Method of fabricating a schottky gate field effect transistor | |
| EP0181091A3 (en) | Schottky gate field effect transistor and manufacturing method thereof | |
| EP0244366A3 (en) | Self-aligned process for fabricating small size dmos cells and mos devices obtained by means of said process | |
| DE69027832D1 (de) | Feld-Effekt-Transistor mit Gate-Abstandsstück | |
| IL94199A0 (en) | Self-aligned gate process for fabricating field emitter arrays | |
| EP0495650A3 (en) | Method of fabricating field-effect transistor | |
| EP0128751A3 (en) | Manufacturing method of schottky gate fet | |
| DE3464442D1 (en) | Process for producing of a thin film transistor with self-aligned gate | |
| DE3378239D1 (en) | Method of manufacturing a semiconductor device having a self-aligned gate electrode | |
| EP0199497A3 (en) | Process for fabricating a self-aligned bipolar transistor | |
| EP0184047A3 (en) | Field-effect transistor with self-aligned gate and method for its manufacture | |
| GR880300016T1 (en) | Insulated gate type field effect transistor | |
| EP0255970A3 (en) | A method of manufacturing an insulated gate field effect transistor | |
| DE3378601D1 (en) | Process for manufacturing a buried gate field effect transistor | |
| EP0304096A3 (en) | A method of manufacturing lateral insulated-gate field-effect transistors | |
| FR2622355B1 (fr) | Procede de fabrication d'un transistor a effet de champ a porte schottky | |
| EP0482726A3 (en) | Heterojunction field-effect transistor | |
| SG123492G (en) | Method for fabricating a field-effect transistor with a self-aligned gate |