SG136024A1 - Method for fabricating a compound material and method for choosing a wafer - Google Patents
Method for fabricating a compound material and method for choosing a waferInfo
- Publication number
- SG136024A1 SG136024A1 SG200608167-3A SG2006081673A SG136024A1 SG 136024 A1 SG136024 A1 SG 136024A1 SG 2006081673 A SG2006081673 A SG 2006081673A SG 136024 A1 SG136024 A1 SG 136024A1
- Authority
- SG
- Singapore
- Prior art keywords
- wafer
- compound material
- fabricating
- choosing
- determined
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
- H10P90/19—Preparing inhomogeneous wafers
- H10P90/1904—Preparing vertically inhomogeneous wafers
- H10P90/1906—Preparing SOI wafers
- H10P90/1914—Preparing SOI wafers using bonding
- H10P90/1916—Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/10—Isolation regions comprising dielectric materials
- H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers
Landscapes
- Recrystallisation Techniques (AREA)
- Element Separation (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Laminated Bodies (AREA)
- Die Bonding (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP06290542A EP1840955B1 (de) | 2006-03-31 | 2006-03-31 | Verfahren zur Herstellung eines Verbundmaterials und Verfahren zur Auswahl eines Wafers |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| SG136024A1 true SG136024A1 (en) | 2007-10-29 |
Family
ID=36610717
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| SG200608167-3A SG136024A1 (en) | 2006-03-31 | 2006-11-23 | Method for fabricating a compound material and method for choosing a wafer |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US7892861B2 (de) |
| EP (1) | EP1840955B1 (de) |
| JP (1) | JP4723455B2 (de) |
| KR (1) | KR100854800B1 (de) |
| CN (1) | CN100547761C (de) |
| AT (1) | ATE383656T1 (de) |
| DE (1) | DE602006000423T2 (de) |
| SG (1) | SG136024A1 (de) |
| TW (1) | TWI327745B (de) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2773261B1 (fr) | 1997-12-30 | 2000-01-28 | Commissariat Energie Atomique | Procede pour le transfert d'un film mince comportant une etape de creation d'inclusions |
| FR2891281B1 (fr) * | 2005-09-28 | 2007-12-28 | Commissariat Energie Atomique | Procede de fabrication d'un element en couches minces. |
| JP5261960B2 (ja) * | 2007-04-03 | 2013-08-14 | 株式会社Ｓｕｍｃｏ | 半導体基板の製造方法 |
| FR2947098A1 (fr) | 2009-06-18 | 2010-12-24 | Commissariat Energie Atomique | Procede de transfert d'une couche mince sur un substrat cible ayant un coefficient de dilatation thermique different de celui de la couche mince |
| JP5423384B2 (ja) | 2009-12-24 | 2014-02-19 | 株式会社Ｓｕｍｃｏ | 半導体ウェーハおよびその製造方法 |
| US8330245B2 (en) * | 2010-02-25 | 2012-12-11 | Memc Electronic Materials, Inc. | Semiconductor wafers with reduced roll-off and bonded and unbonded SOI structures produced from same |
| US9156705B2 (en) | 2010-12-23 | 2015-10-13 | Sunedison, Inc. | Production of polycrystalline silicon by the thermal decomposition of dichlorosilane in a fluidized bed reactor |
| JP5621702B2 (ja) * | 2011-04-26 | 2014-11-12 | 信越半導体株式会社 | 半導体ウェーハ及びその製造方法 |
| DE102013201663B4 (de) * | 2012-12-04 | 2020-04-23 | Siltronic Ag | Verfahren zum Polieren einer Halbleiterscheibe |
| FR2999801B1 (fr) | 2012-12-14 | 2014-12-26 | Soitec Silicon On Insulator | Procede de fabrication d'une structure |
| CN103871870B (zh) * | 2014-02-28 | 2016-05-25 | 武汉新芯集成电路制造有限公司 | 一种去除晶圆键合边缘缺陷的方法 |
| JP6045542B2 (ja) | 2014-09-11 | 2016-12-14 | 信越半導体株式会社 | 半導体ウェーハの加工方法、貼り合わせウェーハの製造方法、及びエピタキシャルウェーハの製造方法 |
| CN110544668B (zh) * | 2018-05-28 | 2022-03-25 | 沈阳硅基科技有限公司 | 一种通过贴膜改变soi边缘stir的方法 |
| CN117497407B (zh) * | 2023-12-28 | 2024-04-09 | 物元半导体技术(青岛)有限公司 | Igbt器件的形成方法及igbt器件 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020187595A1 (en) * | 1999-08-04 | 2002-12-12 | Silicon Evolution, Inc. | Methods for silicon-on-insulator (SOI) manufacturing with improved control and site thickness variations and improved bonding interface quality |
| TWI283911B (en) * | 2002-07-17 | 2007-07-11 | Soitec Silicon On Insulator | A method of increasing the area of a useful layer of material transferred onto a support |
| JP2004186226A (ja) * | 2002-11-29 | 2004-07-02 | Shin Etsu Handotai Co Ltd | Ｓｏｉウエーハの製造方法 |
| US20070040181A1 (en) * | 2002-12-27 | 2007-02-22 | General Electric Company | Crystalline composition, wafer, and semi-conductor structure |
-
2006
- 2006-03-31 EP EP06290542A patent/EP1840955B1/de not_active Expired - Lifetime
- 2006-03-31 AT AT06290542T patent/ATE383656T1/de not_active IP Right Cessation
- 2006-03-31 DE DE602006000423T patent/DE602006000423T2/de not_active Expired - Lifetime
- 2006-06-21 US US11/472,745 patent/US7892861B2/en active Active
- 2006-10-19 JP JP2006285168A patent/JP4723455B2/ja active Active
- 2006-11-06 TW TW095141057A patent/TWI327745B/zh active
- 2006-11-14 KR KR1020060112292A patent/KR100854800B1/ko active Active
- 2006-11-22 CN CNB2006101467596A patent/CN100547761C/zh active Active
- 2006-11-23 SG SG200608167-3A patent/SG136024A1/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| DE602006000423T2 (de) | 2008-05-21 |
| EP1840955B1 (de) | 2008-01-09 |
| CN101047144A (zh) | 2007-10-03 |
| US20070231931A1 (en) | 2007-10-04 |
| TW200737287A (en) | 2007-10-01 |
| DE602006000423D1 (de) | 2008-02-21 |
| US7892861B2 (en) | 2011-02-22 |
| KR20070098441A (ko) | 2007-10-05 |
| EP1840955A1 (de) | 2007-10-03 |
| ATE383656T1 (de) | 2008-01-15 |
| KR100854800B1 (ko) | 2008-08-27 |
| CN100547761C (zh) | 2009-10-07 |
| JP4723455B2 (ja) | 2011-07-13 |
| JP2007273942A (ja) | 2007-10-18 |
| TWI327745B (en) | 2010-07-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| SG136024A1 (en) | Method for fabricating a compound material and method for choosing a wafer | |
| AU2003246348A1 (en) | Method for dividing semiconductor wafer | |
| AU2003248339A1 (en) | Method for dividing semiconductor wafer | |
| WO2007133935A3 (en) | Method and materials to control doping profile in integrated circuit substrate material | |
| WO2005050711A3 (en) | A method for fabricating semiconductor devices using strained silicon bearing material | |
| TW200618047A (en) | Method for fabricating a germanium on insulator (geoi) type wafer | |
| TW200711007A (en) | Methods and apparatus having wafer level chip scale package for sensing elements | |
| WO2006112995A3 (en) | Glass-based semiconductor on insulator structures and methods of making same | |
| WO2005104192A3 (en) | A METHOD FOR THE FABRICATION OF GaAs/Si AND RELATED WAFER BONDED VIRTUAL SUBSTRATES | |
| AU2003279751A1 (en) | Method of fabricating semiconductor by nitrogen doping of silicon film | |
| GB0511899D0 (en) | Rinsing composition and method for rinsing and manufacturing silicon wafer | |
| TW200715380A (en) | Process for lateral disjonting of a semiconductor wafer and opto-electronic element | |
| SG116648A1 (en) | Surface protecting film for semiconductor wafer and method of protecting semiconductor wafer using the same. | |
| SG159436A1 (en) | Method for fabricating a semiconductor on insulator substrate with reduced secco defect density | |
| WO2007024549A3 (en) | Semiconductor on glass insulator with deposited barrier layer | |
| TW200616190A (en) | The fabrication method of the wafer and the structure thereof | |
| EP1555337A3 (de) | Einkristall-Diamantsubstrat und dessen Herstellungsverfahren | |
| FR2935067B1 (fr) | Procede de fabrication d'une structure semi-conductrice plan de masse enterre | |
| GB2422489B (en) | Method for manufacturing compound semiconductor substrate | |
| WO2011025800A3 (en) | Maintaining integrity of a high-k gate stack by passivations using an oxygen plasma | |
| EP1829992A4 (de) | Verfahren zur herstellung eines einkristalls und verfahren zur herstellung eines getemperten wafers | |
| TWI372430B (en) | Method of correction for wafer crystal cut error in semiconductor processing | |
| TW200629378A (en) | Semiconductor wafer having a silicon-germanium layer, and a method for its production | |
| WO2007133604A3 (en) | Method for forming a semiconductor on insulator structure | |
| AU2003217189A1 (en) | A method of fabrication for iii-v semiconductor surface passivation |