ATE383656T1 - Verfahren zur herstellung eines verbundmaterials und verfahren zur auswahl eines wafers - Google Patents
Verfahren zur herstellung eines verbundmaterials und verfahren zur auswahl eines wafersInfo
- Publication number
- ATE383656T1 ATE383656T1 AT06290542T AT06290542T ATE383656T1 AT E383656 T1 ATE383656 T1 AT E383656T1 AT 06290542 T AT06290542 T AT 06290542T AT 06290542 T AT06290542 T AT 06290542T AT E383656 T1 ATE383656 T1 AT E383656T1
- Authority
- AT
- Austria
- Prior art keywords
- wafer
- selecting
- producing
- composite material
- determined
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
- H10P90/19—Preparing inhomogeneous wafers
- H10P90/1904—Preparing vertically inhomogeneous wafers
- H10P90/1906—Preparing SOI wafers
- H10P90/1914—Preparing SOI wafers using bonding
- H10P90/1916—Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/10—Isolation regions comprising dielectric materials
- H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers
Landscapes
- Recrystallisation Techniques (AREA)
- Element Separation (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Die Bonding (AREA)
- Laminated Bodies (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP06290542A EP1840955B1 (de) | 2006-03-31 | 2006-03-31 | Verfahren zur Herstellung eines Verbundmaterials und Verfahren zur Auswahl eines Wafers |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE383656T1 true ATE383656T1 (de) | 2008-01-15 |
Family
ID=36610717
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT06290542T ATE383656T1 (de) | 2006-03-31 | 2006-03-31 | Verfahren zur herstellung eines verbundmaterials und verfahren zur auswahl eines wafers |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US7892861B2 (de) |
| EP (1) | EP1840955B1 (de) |
| JP (1) | JP4723455B2 (de) |
| KR (1) | KR100854800B1 (de) |
| CN (1) | CN100547761C (de) |
| AT (1) | ATE383656T1 (de) |
| DE (1) | DE602006000423T2 (de) |
| SG (1) | SG136024A1 (de) |
| TW (1) | TWI327745B (de) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2773261B1 (fr) | 1997-12-30 | 2000-01-28 | Commissariat Energie Atomique | Procede pour le transfert d'un film mince comportant une etape de creation d'inclusions |
| FR2891281B1 (fr) * | 2005-09-28 | 2007-12-28 | Commissariat Energie Atomique | Procede de fabrication d'un element en couches minces. |
| JP5261960B2 (ja) * | 2007-04-03 | 2013-08-14 | 株式会社Ｓｕｍｃｏ | 半導体基板の製造方法 |
| FR2947098A1 (fr) | 2009-06-18 | 2010-12-24 | Commissariat Energie Atomique | Procede de transfert d'une couche mince sur un substrat cible ayant un coefficient de dilatation thermique different de celui de la couche mince |
| JP5423384B2 (ja) | 2009-12-24 | 2014-02-19 | 株式会社Ｓｕｍｃｏ | 半導体ウェーハおよびその製造方法 |
| US8330245B2 (en) * | 2010-02-25 | 2012-12-11 | Memc Electronic Materials, Inc. | Semiconductor wafers with reduced roll-off and bonded and unbonded SOI structures produced from same |
| US9156705B2 (en) | 2010-12-23 | 2015-10-13 | Sunedison, Inc. | Production of polycrystalline silicon by the thermal decomposition of dichlorosilane in a fluidized bed reactor |
| JP5621702B2 (ja) * | 2011-04-26 | 2014-11-12 | 信越半導体株式会社 | 半導体ウェーハ及びその製造方法 |
| DE102013201663B4 (de) | 2012-12-04 | 2020-04-23 | Siltronic Ag | Verfahren zum Polieren einer Halbleiterscheibe |
| FR2999801B1 (fr) | 2012-12-14 | 2014-12-26 | Soitec Silicon On Insulator | Procede de fabrication d'une structure |
| CN103871870B (zh) * | 2014-02-28 | 2016-05-25 | 武汉新芯集成电路制造有限公司 | 一种去除晶圆键合边缘缺陷的方法 |
| JP6045542B2 (ja) | 2014-09-11 | 2016-12-14 | 信越半導体株式会社 | 半導体ウェーハの加工方法、貼り合わせウェーハの製造方法、及びエピタキシャルウェーハの製造方法 |
| CN110544668B (zh) * | 2018-05-28 | 2022-03-25 | 沈阳硅基科技有限公司 | 一种通过贴膜改变soi边缘stir的方法 |
| CN117497407B (zh) * | 2023-12-28 | 2024-04-09 | 物元半导体技术(青岛)有限公司 | Igbt器件的形成方法及igbt器件 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020187595A1 (en) * | 1999-08-04 | 2002-12-12 | Silicon Evolution, Inc. | Methods for silicon-on-insulator (SOI) manufacturing with improved control and site thickness variations and improved bonding interface quality |
| WO2004008527A1 (en) * | 2002-07-17 | 2004-01-22 | S.O.I.Tec Silicon On Insulator Technologies | A method of increasing the area of a useful layer of material transferred onto a support |
| JP2004186226A (ja) * | 2002-11-29 | 2004-07-02 | Shin Etsu Handotai Co Ltd | Ｓｏｉウエーハの製造方法 |
| US20070040181A1 (en) * | 2002-12-27 | 2007-02-22 | General Electric Company | Crystalline composition, wafer, and semi-conductor structure |
-
2006
- 2006-03-31 AT AT06290542T patent/ATE383656T1/de not_active IP Right Cessation
- 2006-03-31 EP EP06290542A patent/EP1840955B1/de not_active Expired - Lifetime
- 2006-03-31 DE DE602006000423T patent/DE602006000423T2/de not_active Expired - Lifetime
- 2006-06-21 US US11/472,745 patent/US7892861B2/en active Active
- 2006-10-19 JP JP2006285168A patent/JP4723455B2/ja active Active
- 2006-11-06 TW TW095141057A patent/TWI327745B/zh active
- 2006-11-14 KR KR1020060112292A patent/KR100854800B1/ko active Active
- 2006-11-22 CN CNB2006101467596A patent/CN100547761C/zh active Active
- 2006-11-23 SG SG200608167-3A patent/SG136024A1/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| EP1840955A1 (de) | 2007-10-03 |
| US7892861B2 (en) | 2011-02-22 |
| KR20070098441A (ko) | 2007-10-05 |
| CN100547761C (zh) | 2009-10-07 |
| DE602006000423T2 (de) | 2008-05-21 |
| JP4723455B2 (ja) | 2011-07-13 |
| KR100854800B1 (ko) | 2008-08-27 |
| EP1840955B1 (de) | 2008-01-09 |
| JP2007273942A (ja) | 2007-10-18 |
| CN101047144A (zh) | 2007-10-03 |
| US20070231931A1 (en) | 2007-10-04 |
| TW200737287A (en) | 2007-10-01 |
| SG136024A1 (en) | 2007-10-29 |
| DE602006000423D1 (de) | 2008-02-21 |
| TWI327745B (en) | 2010-07-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE383656T1 (de) | Verfahren zur herstellung eines verbundmaterials und verfahren zur auswahl eines wafers | |
| ATE515794T1 (de) | Verfahren zur herstellung eines geoi-wafers (germanium on insulator) | |
| ATE520149T1 (de) | Verfahren zur herstellung eines epitaktischen substrats | |
| DE50313283D1 (de) | Glasartiges flächensubstrat, seine verwendung und verfahren zu seiner herstellung | |
| EP2133908A4 (de) | Verfahren zur herstellung eines deformationssiliziumsubstrats | |
| EP1939621A4 (de) | Biochipsubstrat, biochip, verfahren zur herstellung des biochipsubstrats und verfahren zur herstellung des biochips | |
| EP1552043A4 (de) | Vefahren zur herstellung von kristallinen halbleiterschichten auf fremdsubstraten | |
| DE602006021566D1 (de) | Verfahren und substrat zur herstellung zusammengesetzter materialteile durch infiltration und verdic | |
| ATE554149T1 (de) | Klebefolie zum abschleifen der oberfläche eines halbleiterwafers und verfahren zum abschleifen der oberfläche eines halbleiterwafers unter verwendung der klebefolie | |
| WO2007133935A3 (en) | Method and materials to control doping profile in integrated circuit substrate material | |
| WO2006112995A3 (en) | Glass-based semiconductor on insulator structures and methods of making same | |
| DE69900481D1 (de) | Verfahren zur Herstellung eines einkristallinen Siliciumwafers und durch das Verfahren hergestellte einkristalline Siliciumwafer | |
| EP1763071A4 (de) | Gaas-substratreinigungsverfahren, gaas -substratherstellungsverfahren, herstellungsverfahren für ein epitaxialsubstrat und gaas-wafer | |
| WO2006022780A3 (en) | Method for fabricating crystalline silicon | |
| EP1555337A3 (de) | Einkristall-Diamantsubstrat und dessen Herstellungsverfahren | |
| EP2216428A4 (de) | VERFAHREN ZUR HERSTELLUNG EINES SiC-MONOKRISTALLSUBSTRATS UND ANHAND DIESES VERFAHRENS HERGESTELLTES SiC-MONOKRISTALLSUBSTRAT | |
| DE602006011362D1 (de) | Verfahren zur herstellung eines (110) silizium-wafers | |
| SG151235A1 (en) | Glass substrate for magnetic disc and manufacturing method thereof | |
| DE60225135D1 (de) | Verfahren zur herstellung eines halbleiterswafers | |
| EP1829992A4 (de) | Verfahren zur herstellung eines einkristalls und verfahren zur herstellung eines getemperten wafers | |
| EP1801854A4 (de) | Verfahren zur herstellung eines halbleiter-wafers | |
| EP2045836A4 (de) | Verfahren zum herstellen eines halbleitersubstrats | |
| ATE439988T1 (de) | Panel sowie verfahren und vorrichtung zur dessen herstellung | |
| EP1811543A4 (de) | Verfahren zur herstellung eines halbleiterwafers | |
| ATE484847T1 (de) | Verfahren zur herstellung einer dünnen schicht, einschliesslich eines schrittes des korrigierens der dicke durch hilfsoxidation und zugehörige vorrichtung |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |