SG49752A1 - High speed active bus - Google Patents
High speed active busInfo
- Publication number
- SG49752A1 SG49752A1 SG1996004767A SG1996004767A SG49752A1 SG 49752 A1 SG49752 A1 SG 49752A1 SG 1996004767 A SG1996004767 A SG 1996004767A SG 1996004767 A SG1996004767 A SG 1996004767A SG 49752 A1 SG49752 A1 SG 49752A1
- Authority
- SG
- Singapore
- Prior art keywords
- high speed
- active bus
- speed active
- bus
- speed
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Computer Hardware Design (AREA)
- Bus Control (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US46116590A | 1990-01-05 | 1990-01-05 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| SG49752A1 true SG49752A1 (en) | 1998-06-15 |
Family
ID=23831465
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| SG1996004767A SG49752A1 (en) | 1990-01-05 | 1990-12-27 | High speed active bus |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US5764935A (de) |
| EP (1) | EP0548077B1 (de) |
| JP (1) | JP3372948B2 (de) |
| DE (1) | DE69033954T2 (de) |
| SG (1) | SG49752A1 (de) |
| WO (1) | WO1991010195A1 (de) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5293384A (en) * | 1991-10-04 | 1994-03-08 | Bull Hn Information Systems Inc. | Microprocessor bus interface protocol analyzer |
| US5651137A (en) * | 1995-04-12 | 1997-07-22 | Intel Corporation | Scalable cache attributes for an input/output bus |
| US5923898A (en) * | 1997-05-14 | 1999-07-13 | International Business Machines Corporation | System for executing I/O request when an I/O request queue entry matches a snoop table entry or executing snoop when not matched |
| DE20009207U1 (de) * | 2000-05-22 | 2001-09-27 | CEAG Sicherheitstechnik GmbH, 59494 Soest | Einrichtung zur Signalübertragung |
| US6658510B1 (en) | 2000-10-18 | 2003-12-02 | International Business Machines Corporation | Software method to retry access to peripherals that can cause bus timeouts during momentary busy periods |
| US9542251B2 (en) * | 2013-10-30 | 2017-01-10 | Oracle International Corporation | Error detection on a low pin count bus |
| CN117278355B (zh) * | 2023-11-16 | 2024-03-08 | 杭州视芯科技股份有限公司 | 主从通信系统、主从通信系统的控制方法及计算机设备 |
Family Cites Families (34)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4392200A (en) * | 1980-01-28 | 1983-07-05 | Digital Equipment Corporation | Cached multiprocessor system with pipeline timing |
| WO1982003931A1 (en) * | 1981-04-27 | 1982-11-11 | Kris Bryan | Multi-master processor bus |
| JPS589488A (ja) * | 1981-07-09 | 1983-01-19 | Pioneer Electronic Corp | 複数の中央演算処理装置を有するシステムの中央演算処理装置の復帰機構 |
| JPS58501294A (ja) * | 1981-08-12 | 1983-08-04 | インタ−ナシヨナル・ビジネス・マシ−ンズ・コ−ポレ−シヨン | 記憶装置直接アクセス装置のための拡張アドレシング装置及び方法 |
| US4521871A (en) * | 1982-04-12 | 1985-06-04 | Allen-Bradley Company | Programmable controller with back-up capability |
| US4535448A (en) * | 1982-12-10 | 1985-08-13 | At&T Bell Laboratories | Dual bus communication system |
| US4626985A (en) * | 1982-12-30 | 1986-12-02 | Thomson Components - Mostek Corporation | Single-chip microcomputer with internal time-multiplexed address/data/interrupt bus |
| US4620278A (en) * | 1983-08-29 | 1986-10-28 | Sperry Corporation | Distributed bus arbitration according each bus user the ability to inhibit all new requests to arbitrate the bus, or to cancel its own pending request, and according the highest priority user the ability to stop the bus |
| GB2156554B (en) * | 1984-03-10 | 1987-07-29 | Rediffusion Simulation Ltd | Processing system with shared data |
| US4766536A (en) * | 1984-04-19 | 1988-08-23 | Rational | Computer bus apparatus with distributed arbitration |
| DE3584690D1 (de) * | 1984-06-20 | 1992-01-02 | Convex Computer Corp | Ein-/ausgabebus fuer rechner. |
| FR2566951B1 (fr) * | 1984-06-29 | 1986-12-26 | Texas Instruments France | Procede et systeme pour l'affichage d'informations visuelles sur un ecran par balayage ligne par ligne et point par point de trames video |
| US4716523A (en) * | 1985-06-14 | 1987-12-29 | International Business Machines Corporation | Multiple port integrated DMA and interrupt controller and arbitrator |
| US4724520A (en) * | 1985-07-01 | 1988-02-09 | United Technologies Corporation | Modular multiport data hub |
| US5168558A (en) * | 1986-01-29 | 1992-12-01 | Digital Equipment Corporation | Apparatus and method for providing distributed control in a main memory unit of a data processing system |
| US4697858A (en) * | 1986-02-07 | 1987-10-06 | National Semiconductor Corporation | Active bus backplane |
| US4933846A (en) * | 1987-04-24 | 1990-06-12 | Network Systems Corporation | Network communications adapter with dual interleaved memory banks servicing multiple processors |
| DE3888353T2 (de) * | 1987-05-01 | 1994-11-17 | Digital Equipment Corp | Unterbrechungsknoten zum vorsehen von unterbrechungsanforderungen auf einem anstehenden bus. |
| US5134706A (en) * | 1987-08-07 | 1992-07-28 | Bull Hn Information Systems Inc. | Bus interface interrupt apparatus |
| US4933845A (en) * | 1987-09-04 | 1990-06-12 | Digital Equipment Corporation | Reconfigurable bus |
| US4918645A (en) * | 1987-09-17 | 1990-04-17 | Wang Laboratories, Inc. | Computer bus having page mode memory access |
| JP2996440B2 (ja) * | 1988-03-18 | 1999-12-27 | 富士通株式会社 | データ処理システムの診断方式 |
| US5220673A (en) * | 1988-04-14 | 1993-06-15 | Zilog, Inc. | Device and method for programming critical hardware parameters |
| US4920539A (en) | 1988-06-20 | 1990-04-24 | Prime Computer, Inc. | Memory error correction system |
| US5261057A (en) * | 1988-06-30 | 1993-11-09 | Wang Laboratories, Inc. | I/O bus to system interface |
| US4987529A (en) * | 1988-08-11 | 1991-01-22 | Ast Research, Inc. | Shared memory bus system for arbitrating access control among contending memory refresh circuits, peripheral controllers, and bus masters |
| EP0356538B1 (de) * | 1988-08-27 | 1993-12-22 | International Business Machines Corporation | Einrichtung in einem Datenverarbeitungssystem zur System-Initialisierung und -Rückstellung |
| US4928246A (en) * | 1988-10-21 | 1990-05-22 | Iowa State University Research Foundation, Inc. | Multiple channel data acquisition system |
| JPH0795277B2 (ja) * | 1988-11-25 | 1995-10-11 | 日本電気株式会社 | データ処理装置 |
| US4965717A (en) * | 1988-12-09 | 1990-10-23 | Tandem Computers Incorporated | Multiple processor system having shared memory with private-write capability |
| US5003195A (en) | 1989-03-10 | 1991-03-26 | Honeywell Inc. | Pin diode attenuator RF pulse generator with pulse rise and fall time control |
| US5148545A (en) * | 1989-07-21 | 1992-09-15 | Clearpoint Research Corporation | Bus device which performs protocol confidential transactions |
| US5113514A (en) * | 1989-08-22 | 1992-05-12 | Prime Computer, Inc. | System bus for multiprocessor computer system |
| US5179670A (en) * | 1989-12-01 | 1993-01-12 | Mips Computer Systems, Inc. | Slot determination mechanism using pulse counting |
-
1990
- 1990-12-27 JP JP50331891A patent/JP3372948B2/ja not_active Expired - Fee Related
- 1990-12-27 WO PCT/US1990/007657 patent/WO1991010195A1/en not_active Ceased
- 1990-12-27 EP EP91903090A patent/EP0548077B1/de not_active Expired - Lifetime
- 1990-12-27 DE DE69033954T patent/DE69033954T2/de not_active Expired - Fee Related
- 1990-12-27 SG SG1996004767A patent/SG49752A1/en unknown
-
1994
- 1994-11-23 US US08/345,004 patent/US5764935A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| DE69033954T2 (de) | 2002-11-28 |
| US5764935A (en) | 1998-06-09 |
| EP0548077A4 (de) | 1994-08-31 |
| EP0548077B1 (de) | 2002-04-24 |
| EP0548077A1 (de) | 1993-06-30 |
| DE69033954D1 (de) | 2002-05-29 |
| JP3372948B2 (ja) | 2003-02-04 |
| JPH05504859A (ja) | 1993-07-22 |
| WO1991010195A1 (en) | 1991-07-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB2254227B (en) | Bus terminating circuit | |
| EP0476990A3 (en) | Dynamic bus arbitration | |
| GB9027366D0 (en) | Acceleration | |
| DE4391003T1 (de) | Hochgeschwindigkeitsbussystem | |
| EP0466486A3 (en) | Distributed computing system | |
| EP0468701A3 (en) | High speed adapter | |
| AU8590891A (en) | Radial-and-parallel bus structure | |
| GB8925303D0 (en) | Duct | |
| GB9006668D0 (en) | Rotors | |
| GB2251099B (en) | Bus system | |
| GB9026268D0 (en) | Kerbing structure | |
| SG49752A1 (en) | High speed active bus | |
| GB2255481B (en) | High speed bit-serial systems | |
| AU636739B2 (en) | High speed bus system | |
| GR910100420A (en) | Telecomputer package swictching system | |
| GB9014021D0 (en) | Propulsion devices | |
| GB2247130B (en) | Velocimeters | |
| GB9028126D0 (en) | Packaging system | |
| GB9013147D0 (en) | Structure | |
| GB2286953B (en) | Bus terminating circuit | |
| EP0538552A3 (en) | High speed array processor bus | |
| EP0447751A3 (en) | Size-normalisation system | |
| GB9005148D0 (en) | High speed convolver | |
| GB9017699D0 (en) | Speed wrench | |
| AU111760S (en) | Bus Bumper |