SG71148A1 - Bending and forming method of fabricating exposed leadframes for semiconductor devices - Google Patents

Bending and forming method of fabricating exposed leadframes for semiconductor devices

Info

Publication number
SG71148A1
SG71148A1 SG1998003404A SG1998003404A SG71148A1 SG 71148 A1 SG71148 A1 SG 71148A1 SG 1998003404 A SG1998003404 A SG 1998003404A SG 1998003404 A SG1998003404 A SG 1998003404A SG 71148 A1 SG71148 A1 SG 71148A1
Authority
SG
Singapore
Prior art keywords
leadframe
mount pad
exposed
segments
bending
Prior art date
Application number
SG1998003404A
Other languages
English (en)
Inventor
Buford H Carter Jr
Jesse E Clark
David R Kee
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of SG71148A1 publication Critical patent/SG71148A1/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H10W70/421—Shapes or dispositions
    • H10W70/424—Cross-sectional shapes
    • H10W70/427—Bent parts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/04—Manufacture or treatment of leadframes
    • H10W70/048—Mechanical treatments, e.g. punching, cutting, deforming or cold welding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H10W70/411—Chip-supporting parts, e.g. die pads
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H10W70/421—Shapes or dispositions
    • H10W70/433—Shapes or dispositions of deformation-absorbing parts, e.g. leads having meandering shapes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H10W70/461—Leadframes specially adapted for cooling
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/811—Multiple chips on leadframes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/541—Dispositions of bond wires
    • H10W72/5449—Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/931—Shapes of bond pads
    • H10W72/932—Plan-view shape, i.e. in top view
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
SG1998003404A 1997-09-09 1998-09-03 Bending and forming method of fabricating exposed leadframes for semiconductor devices SG71148A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/926,150 US6072230A (en) 1997-09-09 1997-09-09 Exposed leadframe for semiconductor packages and bend forming method of fabrication

Publications (1)

Publication Number Publication Date
SG71148A1 true SG71148A1 (en) 2000-03-21

Family

ID=25452821

Family Applications (1)

Application Number Title Priority Date Filing Date
SG1998003404A SG71148A1 (en) 1997-09-09 1998-09-03 Bending and forming method of fabricating exposed leadframes for semiconductor devices

Country Status (6)

Country Link
US (1) US6072230A (de)
EP (1) EP0902473A3 (de)
JP (1) JPH11145362A (de)
KR (1) KR19990029648A (de)
SG (1) SG71148A1 (de)
TW (1) TW414981B (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6377061B1 (en) * 1997-12-12 2002-04-23 Texas Instruments Incorporated Expanded lead pitch for semiconductor package and method of electrical testing
US6121674A (en) 1998-02-23 2000-09-19 Micron Technology, Inc. Die paddle clamping method for wire bond enhancement
US6831352B1 (en) * 1998-10-22 2004-12-14 Azimuth Industrial Company, Inc. Semiconductor package for high frequency performance
US6977214B2 (en) * 1998-12-11 2005-12-20 Micron Technology, Inc. Die paddle clamping method for wire bond enhancement
JP3602997B2 (ja) * 1999-12-15 2004-12-15 松下電器産業株式会社 半導体装置及び半導体装置の製造方法
US6577019B1 (en) * 2000-01-21 2003-06-10 Micron Technology, Inc. Alignment and orientation features for a semiconductor package
JP3403699B2 (ja) * 2000-05-31 2003-05-06 宮崎沖電気株式会社 半導体装置および半導体装置の製造方法
US7064420B2 (en) 2002-09-30 2006-06-20 St Assembly Test Services Ltd. Integrated circuit leadframe with ground plane
US7084494B2 (en) * 2004-06-18 2006-08-01 Texas Instruments Incorporated Semiconductor package having integrated metal parts for thermal enhancement
US7476976B2 (en) * 2005-02-23 2009-01-13 Texas Instruments Incorporated Flip chip package with advanced electrical and thermal properties for high current designs
US8810023B2 (en) 2012-07-06 2014-08-19 Texas Instruments Incorporated Cantilever packages for sensor MEMS (micro-electro-mechanical system)
US9704639B2 (en) * 2014-11-07 2017-07-11 Solantro Semiconductor Corp. Non-planar inductive electrical elements in semiconductor package lead frame
US10600724B2 (en) * 2016-05-10 2020-03-24 Texas Instruments Incorporated Leadframe with vertically spaced die attach pads
TWI712138B (zh) * 2020-04-13 2020-12-01 順德工業股份有限公司 導線架料片

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5648163A (en) * 1979-09-28 1981-05-01 Hitachi Ltd Lead frame
US4496965A (en) * 1981-05-18 1985-01-29 Texas Instruments Incorporated Stacked interdigitated lead frame assembly
US4803540A (en) * 1986-11-24 1989-02-07 American Telephone And Telegraph Co., At&T Bell Labs Semiconductor integrated circuit packages
JP2681144B2 (ja) * 1989-08-19 1997-11-26 三菱電機株式会社 半導体装置用リードフレーム
US5328870A (en) * 1992-01-17 1994-07-12 Amkor Electronics, Inc. Method for forming plastic molded package with heat sink for integrated circuit devices
JPH05315499A (ja) * 1992-05-14 1993-11-26 Mitsubishi Electric Corp 半導体用リードフレーム
US5594234A (en) * 1994-11-14 1997-01-14 Texas Instruments Incorporated Downset exposed die mount pad leadframe and package
US5789806A (en) * 1995-08-02 1998-08-04 National Semiconductor Corporation Leadframe including bendable support arms for downsetting a die attach pad

Also Published As

Publication number Publication date
JPH11145362A (ja) 1999-05-28
KR19990029648A (ko) 1999-04-26
US6072230A (en) 2000-06-06
EP0902473A2 (de) 1999-03-17
TW414981B (en) 2000-12-11
EP0902473A3 (de) 2001-11-21

Similar Documents

Publication Publication Date Title
JP5149178B2 (ja) 熱放散が高められたパッケージ化集積回路
SG71148A1 (en) Bending and forming method of fabricating exposed leadframes for semiconductor devices
TW429567B (en) Stack package and method of fabricating the same
EP1335428A3 (de) Halbleiteranordnung aus vergossenem Kunststoff und Verfahren zu Ihrer Herstellung
CN1359608A (zh) 半导体管芯的对称封装
TWI264109B (en) Compact semiconductor device capable of mounting a plurality of semiconductor chips with high density and method of manufacturing the same
KR100267159B1 (en) Smiconductor device and method for manufacturing semiconductor device
US9679833B2 (en) Semiconductor package with small gate clip and assembly method
EP0712160A3 (de) Verbesserungen in oder in Beziehung zu integrierten Schaltungen
TW200913201A (en) Dual side cooling integrated power device package and module and methods of manufacture
KR880008437A (ko) 반도체 장치 및 그 제조방법과 이에 사용하는 와이어 본딩장치
CN101821848A (zh) 用于有效热量耗散的无线半导体封装
KR100378285B1 (en) Semiconductor package and fabricating method thereof
TW200511525A (en) Semiconductor package having high quantity of I/O connections and method for making the same
US20020047198A1 (en) Semiconductor device package and lead frame with die overhanging lead frame pad
JPH10261756A5 (de)
US6791172B2 (en) Power semiconductor device manufactured using a chip-size package
TW374952B (en) Semiconductor device substrate, lead frame, semiconductor device and the manufacturing method, circuit substrate and the electronic machine
US7566967B2 (en) Semiconductor package structure for vertical mount and method
DE60228168D1 (de) Halbleiterverpackung mit ausgespartem Leiterrahmen und ausgesparter Leiterrahmen
TW502419B (en) Manufacture method and structure of semiconductor device
US8120169B2 (en) Thermally enhanced molded leadless package
JPH02310954A (ja) リードフレーム及びそれを用いた半導体装置
US7365422B2 (en) Package of leadframe with heatsinks
US20210225754A1 (en) Surface Mount Technology Structure of Power Semiconductor