|
JPS5860559U
(ja)
|
1981-10-20 |
1983-04-23 |
株式会社バンザイ |
車体整備用リフト装置
|
|
US4703435A
(en)
*
|
1984-07-16 |
1987-10-27 |
International Business Machines Corporation |
Logic Synthesizer
|
|
US5267175A
(en)
*
|
1986-09-12 |
1993-11-30 |
Digital Equipment Corporation |
Data base access mechanism for rules utilized by a synthesis procedure for logic circuit design
|
|
US5212650A
(en)
*
|
1986-09-12 |
1993-05-18 |
Digital Equipment Corporation |
Procedure and data structure for synthesis and transformation of logic circuit designs
|
|
US4970435A
(en)
*
|
1987-12-09 |
1990-11-13 |
Tel Sagami Limited |
Plasma processing apparatus
|
|
US5301318A
(en)
*
|
1988-05-13 |
1994-04-05 |
Silicon Systems, Inc. |
Hierarchical netlist extraction tool
|
|
US4970664A
(en)
*
|
1988-06-10 |
1990-11-13 |
Kaiser Richard R |
Critical path analyzer with path context window
|
|
JPH0749890B2
(ja)
|
1988-08-17 |
1995-05-31 |
三菱電機株式会社 |
ヒートポンプ冷暖房装置
|
|
US5051938A
(en)
|
1989-06-23 |
1991-09-24 |
Hyduke Stanley M |
Simulation of selected logic circuit designs
|
|
US5164911A
(en)
|
1989-12-15 |
1992-11-17 |
Hewlett-Packard Company |
Schematic capture method having different model couplers for model types for changing the definition of the schematic based upon model type selection
|
|
JP3034264B2
(ja)
|
1990-01-31 |
2000-04-17 |
株式会社東芝 |
ソフトウェア部品の表示装置
|
|
US5128871A
(en)
|
1990-03-07 |
1992-07-07 |
Advanced Micro Devices, Inc. |
Apparatus and method for allocation of resoures in programmable logic devices
|
|
US5384710A
(en)
*
|
1990-03-13 |
1995-01-24 |
National Semiconductor Corporation |
Circuit level netlist generation
|
|
US5555201A
(en)
*
|
1990-04-06 |
1996-09-10 |
Lsi Logic Corporation |
Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information
|
|
US5278769A
(en)
*
|
1991-04-12 |
1994-01-11 |
Lsi Logic Corporation |
Automatic logic model generation from schematic data base
|
|
US5544067A
(en)
*
|
1990-04-06 |
1996-08-06 |
Lsi Logic Corporation |
Method and system for creating, deriving and validating structural description of electronic system from higher level, behavior-oriented description, including interactive schematic design and simulation
|
|
US5553002A
(en)
|
1990-04-06 |
1996-09-03 |
Lsi Logic Corporation |
Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, using milestone matrix incorporated into user-interface
|
|
US5572437A
(en)
|
1990-04-06 |
1996-11-05 |
Lsi Logic Corporation |
Method and system for creating and verifying structural logic model of electronic design from behavioral description, including generation of logic and timing models
|
|
US5220512A
(en)
|
1990-04-19 |
1993-06-15 |
Lsi Logic Corporation |
System for simultaneous, interactive presentation of electronic circuit diagrams and simulation data
|
|
US5287289A
(en)
*
|
1990-04-13 |
1994-02-15 |
Hitachi, Ltd. |
Logic synthesis method
|
|
US5258919A
(en)
|
1990-06-28 |
1993-11-02 |
National Semiconductor Corporation |
Structured logic design method using figures of merit and a flowchart methodology
|
|
US5717928A
(en)
*
|
1990-11-07 |
1998-02-10 |
Matra Hachette Sa |
System and a method for obtaining a mask programmable device using a logic description and a field programmable device implementing the logic description
|
|
US5297053A
(en)
*
|
1991-06-04 |
1994-03-22 |
Computervision Corporation |
Method and apparatus for deferred package assignment for components of an electronic circuit for a printed circuit board
|
|
US5615356A
(en)
|
1992-04-21 |
1997-03-25 |
Cpu Technology, Inc. |
Method and apparatus for interactively displaying signal information during computer simulation of an electrical circuit
|
|
JPH05315448A
(ja)
*
|
1992-04-27 |
1993-11-26 |
Nec Corp |
集積回路装置およびそのレイアウト方法
|
|
US5491640A
(en)
*
|
1992-05-01 |
1996-02-13 |
Vlsi Technology, Inc. |
Method and apparatus for synthesizing datapaths for integrated circuit design and fabrication
|
|
US5666289A
(en)
|
1992-10-07 |
1997-09-09 |
Lsi Logic Corporation |
Flexible design system
|
|
US5694579A
(en)
*
|
1993-02-18 |
1997-12-02 |
Digital Equipment Corporation |
Using pre-analysis and a 2-state optimistic model to reduce computation in transistor circuit simulation
|
|
JP2815281B2
(ja)
*
|
1993-04-19 |
1998-10-27 |
株式会社ピーエフユー |
デジタル回路設計支援システムおよびその方法
|
|
JP2768889B2
(ja)
*
|
1993-06-07 |
1998-06-25 |
株式会社東芝 |
論理シミュレーション装置
|
|
JP2856640B2
(ja)
*
|
1993-07-08 |
1999-02-10 |
株式会社日立製作所 |
論理回路図エディタシステム
|
|
US5513119A
(en)
|
1993-08-10 |
1996-04-30 |
Mitsubishi Semiconductor America, Inc. |
Hierarchical floorplanner for gate array design layout
|
|
JP3144967B2
(ja)
*
|
1993-11-08 |
2001-03-12 |
株式会社日立製作所 |
半導体集積回路およびその製造方法
|
|
JP3154885B2
(ja)
*
|
1993-12-28 |
2001-04-09 |
株式会社東芝 |
特定用途向け集積回路およびその構成方法
|
|
US5506788A
(en)
|
1994-01-13 |
1996-04-09 |
Lsi Logic Corporation |
Similarity-extraction force-oriented floor planner
|
|
US6044211A
(en)
|
1994-03-14 |
2000-03-28 |
C.A.E. Plus, Inc. |
Method for graphically representing a digital device as a behavioral description with data and control flow elements, and for converting the behavioral description to a structural description
|
|
JP2972540B2
(ja)
|
1994-03-24 |
1999-11-08 |
松下電器産業株式会社 |
Lsi自動設計システム及びlsi自動設計方法
|
|
US5937190A
(en)
*
|
1994-04-12 |
1999-08-10 |
Synopsys, Inc. |
Architecture and methods for a hardware description language source level analysis and debugging system
|
|
US6132109A
(en)
|
1994-04-12 |
2000-10-17 |
Synopsys, Inc. |
Architecture and methods for a hardware description language source level debugging system
|
|
US5475605A
(en)
*
|
1994-05-26 |
1995-12-12 |
Cadence Design Systems, Inc. |
Timing analysis for logic optimization using target library delay values
|
|
US5604889A
(en)
*
|
1994-06-15 |
1997-02-18 |
Texas Instruments Incorporated |
Memory management system for checkpointed logic simulator with increased locality of data
|
|
US6208954B1
(en)
*
|
1994-09-16 |
2001-03-27 |
Wind River Systems, Inc. |
Method for scheduling event sequences
|
|
US5903469A
(en)
*
|
1994-11-08 |
1999-05-11 |
Synopsys, Inc. |
Method of extracting layout parasitics for nets of an integrated circuit using a connectivity-based approach
|
|
US5629857A
(en)
*
|
1994-11-15 |
1997-05-13 |
International Business Machines Corporation |
Method and system for indicating a status of a circuit design
|
|
JP2912174B2
(ja)
|
1994-12-27 |
1999-06-28 |
日本電気株式会社 |
ライブラリ群及びそれを用いた半導体集積回路
|
|
JP3351651B2
(ja)
|
1995-04-07 |
2002-12-03 |
富士通株式会社 |
会話型回路設計装置
|
|
JPH08287111A
(ja)
|
1995-04-14 |
1996-11-01 |
Nec Ic Microcomput Syst Ltd |
自動レイアウトシステム
|
|
JPH08314892A
(ja)
|
1995-05-18 |
1996-11-29 |
Hitachi Ltd |
計量経済モデルにニューラルネットを適用した金利予測システム
|
|
US5706476A
(en)
*
|
1995-06-05 |
1998-01-06 |
Synopsys, Inc. |
Method and apparatus for use of the undefined logic state and mixed multiple-state abstractions in digital logic simulation
|
|
US5841663A
(en)
*
|
1995-09-14 |
1998-11-24 |
Vlsi Technology, Inc. |
Apparatus and method for synthesizing integrated circuits using parameterized HDL modules
|
|
US5809283A
(en)
*
|
1995-09-29 |
1998-09-15 |
Synopsys, Inc. |
Simulator for simulating systems including mixed triggers
|
|
EP1065611A3
(en)
|
1995-10-23 |
2006-05-10 |
Interuniversitair Microelektronica Centrum Vzw |
A design environment for hardware/software co-design
|
|
US5831869A
(en)
*
|
1995-12-15 |
1998-11-03 |
Unisys Corporation |
Method of compacting data representations of hierarchical logic designs used for static timing analysis
|
|
WO1997025681A1
(fr)
|
1996-01-08 |
1997-07-17 |
Fujitsu Limited |
Dispositif interactif de cao pour la conception de la mise en boitier d'un circuit logique
|
|
US5724250A
(en)
*
|
1996-02-07 |
1998-03-03 |
Unisys Corporation |
Method and apparatus for performing drive strength adjust optimization in a circuit design
|
|
US6236956B1
(en)
|
1996-02-16 |
2001-05-22 |
Avant! Corporation |
Component-based analog and mixed-signal simulation model development including newton step manager
|
|
US5963724A
(en)
|
1996-02-16 |
1999-10-05 |
Analogy, Inc. |
Component-based analog and mixed-signal simulation model development
|
|
US5673198A
(en)
*
|
1996-03-29 |
1997-09-30 |
Xilinx, Inc. |
Concurrent electronic circuit design and implementation
|
|
US5905883A
(en)
*
|
1996-04-15 |
1999-05-18 |
Sun Microsystems, Inc. |
Verification system for circuit simulator
|
|
US6234658B1
(en)
*
|
1996-06-07 |
2001-05-22 |
Duality Semiconductor, Inc. |
Method and apparatus for producing signal processing circuits in the delta sigma domain
|
|
US5892682A
(en)
*
|
1996-06-17 |
1999-04-06 |
Motorola, Inc. |
Method and apparatus for generating a hierarchical interconnection description of an integrated circuit design and using the description to edit the integrated circuit design
|
|
US5757655A
(en)
*
|
1996-08-26 |
1998-05-26 |
Micron Technology, Inc. |
Method and system for producing dynamic property forms and compacting property databases
|
|
US5949692A
(en)
|
1996-08-28 |
1999-09-07 |
Synopsys, Inc. |
Hierarchical scan architecture for design for test applications
|
|
US6205579B1
(en)
*
|
1996-10-28 |
2001-03-20 |
Altera Corporation |
Method for providing remote software technical support
|
|
US6120549A
(en)
|
1997-01-06 |
2000-09-19 |
Xilinx, Inc. |
Method and apparatus for generating optimized functional macros
|
|
US6516456B1
(en)
*
|
1997-01-27 |
2003-02-04 |
Unisys Corporation |
Method and apparatus for selectively viewing nets within a database editor tool
|
|
WO1998037475A2
(en)
|
1997-02-07 |
1998-08-27 |
Morphologic, Inc. |
System and method for designing electronic circuits
|
|
US5883814A
(en)
*
|
1997-03-13 |
1999-03-16 |
International Business Machines Corporation |
System-on-chip layout compilation
|
|
US6233540B1
(en)
|
1997-03-14 |
2001-05-15 |
Interuniversitair Micro-Elektronica Centrum |
Design environment and a method for generating an implementable description of a digital system
|
|
JPH10327047A
(ja)
*
|
1997-05-22 |
1998-12-08 |
Sony Corp |
半導体集積回路およびその設計方法
|
|
US6053947A
(en)
|
1997-05-31 |
2000-04-25 |
Lucent Technologies, Inc. |
Simulation model using object-oriented programming
|
|
US6182258B1
(en)
|
1997-06-03 |
2001-01-30 |
Verisity Ltd. |
Method and apparatus for test generation during circuit design
|
|
US6152612A
(en)
|
1997-06-09 |
2000-11-28 |
Synopsys, Inc. |
System and method for system level and circuit level modeling and design simulation using C++
|
|
US6066179A
(en)
|
1997-06-13 |
2000-05-23 |
University Of Edinburgh |
Property estimation of an integrated circuit
|
|
US6233723B1
(en)
|
1997-08-28 |
2001-05-15 |
Vlsi Technology, Inc. |
Circuit behavioral information analysis apparatus and a method of analyzing behavioral information of a circuit
|
|
US5987237A
(en)
|
1997-09-02 |
1999-11-16 |
Hewlett-Packard Company |
Framework for rules checking
|
|
US5974242A
(en)
*
|
1997-09-25 |
1999-10-26 |
The United States Of America As Represented By The Secretary Of The Army |
Methods and computer programs for minimizing logic circuit design using identity cells
|
|
JPH11126215A
(ja)
|
1997-10-22 |
1999-05-11 |
Nec Corp |
遅延解析結果表示装置
|
|
US6135647A
(en)
|
1997-10-23 |
2000-10-24 |
Lsi Logic Corporation |
System and method for representing a system level RTL design using HDL independent objects and translation to synthesizable RTL code
|
|
JP4128251B2
(ja)
|
1997-10-23 |
2008-07-30 |
富士通株式会社 |
配線密度予測方法およびセル配置装置
|
|
US6421815B1
(en)
|
1998-01-09 |
2002-07-16 |
Synopsys, Inc. |
Method and apparatus for optimized partitioning of finite state machines synthesized from hierarchical high-level descriptions
|
|
US6145117A
(en)
*
|
1998-01-30 |
2000-11-07 |
Tera Systems Incorporated |
Creating optimized physical implementations from high-level descriptions of electronic design using placement based information
|
|
US6161151A
(en)
|
1998-01-30 |
2000-12-12 |
Object Technology Licensing Corporation |
Object-oriented global resource conflict resolver formatting resource requirements into a predetermined standard format and iteratively computing a resource assignment for each I/O function
|
|
US6292931B1
(en)
*
|
1998-02-20 |
2001-09-18 |
Lsi Logic Corporation |
RTL analysis tool
|
|
JP3765923B2
(ja)
*
|
1998-02-26 |
2006-04-12 |
シャープ株式会社 |
ハードウェア合成方法およびハードウェア合成装置並びにハードウェア合成プログラムを記録した記録媒体
|
|
US6243851B1
(en)
|
1998-03-27 |
2001-06-05 |
Xilinx, Inc. |
Heterogeneous method for determining module placement in FPGAs
|
|
US6178541B1
(en)
*
|
1998-03-30 |
2001-01-23 |
Lsi Logic Corporation |
PLD/ASIC hybrid integrated circuit
|
|
JP3461443B2
(ja)
*
|
1998-04-07 |
2003-10-27 |
松下電器産業株式会社 |
半導体装置、半導体装置の設計方法、記録媒体および半導体装置の設計支援装置
|
|
US6367064B1
(en)
*
|
1998-05-22 |
2002-04-02 |
Micron Technology, Inc. |
Verification of sensitivity list integrity in a hardware description language file
|
|
JP4090118B2
(ja)
|
1998-06-19 |
2008-05-28 |
富士通株式会社 |
Lsiの製造方法及びレイアウト用プログラムを記録した記録媒体
|
|
US6477688B1
(en)
*
|
1998-07-17 |
2002-11-05 |
David E. Wallace |
Logic equivalence leveraged placement and routing of an IC design
|
|
US6473885B1
(en)
*
|
1998-07-17 |
2002-10-29 |
Mentor Graphics Corporation |
Digital circuit layout techniques using circuit decomposition and pin swapping
|
|
US6219822B1
(en)
|
1998-08-05 |
2001-04-17 |
International Business Machines Corporation |
Method and system for tuning of components for integrated circuits
|
|
US6381565B1
(en)
*
|
1998-08-21 |
2002-04-30 |
Nec Corporation |
Functional logic circuit verification device
|
|
US6480985B1
(en)
*
|
1998-08-26 |
2002-11-12 |
Mentor Graphics Corporation |
Method and apparatus for graphically presenting an integrated circuit design
|
|
US6675359B2
(en)
*
|
1998-08-26 |
2004-01-06 |
Michael E.J. Gilford |
Recognition of a state machine in high-level integrated circuit description language code
|
|
US6226780B1
(en)
*
|
1998-08-31 |
2001-05-01 |
Mentor Graphics Corporation |
Circuit design method and apparatus supporting a plurality of hardware design languages
|
|
US6272671B1
(en)
|
1998-09-11 |
2001-08-07 |
Lsi Logic Corporation |
Extractor and schematic viewer for a design representation, and associated method
|
|
US6505341B1
(en)
|
1998-11-10 |
2003-01-07 |
Scientronix, Inc. |
System and method for programming a logic control unit
|
|
US6862563B1
(en)
*
|
1998-10-14 |
2005-03-01 |
Arc International |
Method and apparatus for managing the configuration and functionality of a semiconductor design
|
|
US6275973B1
(en)
*
|
1998-10-30 |
2001-08-14 |
Lsi Logic Corporation |
Integrated circuit design with delayed cell selection
|
|
US6353806B1
(en)
*
|
1998-11-23 |
2002-03-05 |
Lucent Technologies Inc. |
System level hardware simulator and its automation
|
|
US6401230B1
(en)
|
1998-12-04 |
2002-06-04 |
Altera Corporation |
Method of generating customized megafunctions
|
|
US6381563B1
(en)
*
|
1999-01-22 |
2002-04-30 |
Cadence Design Systems, Inc. |
System and method for simulating circuits using inline subcircuits
|
|
US6477683B1
(en)
|
1999-02-05 |
2002-11-05 |
Tensilica, Inc. |
Automated processor generation system for designing a configurable processor and method for the same
|
|
US6353915B1
(en)
*
|
1999-04-01 |
2002-03-05 |
Unisys Corporation |
Methods for evaluating systems of electronic components
|
|
US6327693B1
(en)
*
|
1999-04-08 |
2001-12-04 |
Chung-Kuan Cheng |
Interconnect delay driven placement and routing of an integrated circuit design
|
|
JP3501674B2
(ja)
*
|
1999-04-21 |
2004-03-02 |
日本電気株式会社 |
プリント回路基板特性評価装置、プリント回路基板特性評価方法、及び記憶媒体
|
|
US6505328B1
(en)
|
1999-04-27 |
2003-01-07 |
Magma Design Automation, Inc. |
Method for storing multiple levels of design data in a common database
|
|
US6427223B1
(en)
*
|
1999-04-30 |
2002-07-30 |
Synopsys, Inc. |
Method and apparatus for adaptive verification of circuit designs
|
|
US6298468B1
(en)
|
1999-05-04 |
2001-10-02 |
Prosper Design Systems Pte. Ltd. |
Placement-based pin optimization method and apparatus for computer-aided circuit design
|
|
US6366874B1
(en)
|
1999-05-24 |
2002-04-02 |
Novas Software, Inc. |
System and method for browsing graphically an electronic design based on a hardware description language specification
|
|
JP2001022816A
(ja)
*
|
1999-07-12 |
2001-01-26 |
Matsushita Electric Ind Co Ltd |
半導体集積回路装置のレイアウト方法
|
|
US6519755B1
(en)
|
1999-08-16 |
2003-02-11 |
Sequence Design, Inc. |
Method and apparatus for logic synthesis with elaboration
|
|
US6574787B1
(en)
*
|
1999-08-16 |
2003-06-03 |
Sequence Design, Inc. |
Method and apparatus for logic synthesis (word oriented netlist)
|
|
JP3678270B2
(ja)
|
1999-08-25 |
2005-08-03 |
富士ゼロックス株式会社 |
情報処理システムおよび情報処理方法
|
|
US6438731B1
(en)
*
|
1999-09-13 |
2002-08-20 |
Synopsys, Inc. |
Integrated circuit models having associated timing exception information therewith for use in circuit design optimizations
|
|
US20020138244A1
(en)
*
|
1999-09-30 |
2002-09-26 |
Meyer Steven J. |
Simulator independent object code HDL simulation using PLI
|
|
US6449762B1
(en)
|
1999-10-07 |
2002-09-10 |
Synplicity, Inc. |
Maintaining correspondence between text and schematic representations of circuit elements in circuit synthesis
|
|
US6539536B1
(en)
*
|
2000-02-02 |
2003-03-25 |
Synopsys, Inc. |
Electronic design automation system and methods utilizing groups of multiple cells having loop-back connections for modeling port electrical characteristics
|
|
US6769098B2
(en)
|
2000-02-29 |
2004-07-27 |
Matsushita Electric Industrial Co., Ltd. |
Method of physical design for integrated circuit
|
|
US6591407B1
(en)
*
|
2000-03-01 |
2003-07-08 |
Sequence Design, Inc. |
Method and apparatus for interconnect-driven optimization of integrated circuit design
|
|
US6519742B1
(en)
*
|
2000-03-06 |
2003-02-11 |
Synplicity, Inc. |
Local naming for HDL compilation
|
|
US6490545B1
(en)
*
|
2000-03-06 |
2002-12-03 |
Sony Corporation |
Method and apparatus for adaptive co-verification of software and hardware designs
|
|
AU2001266660A1
(en)
*
|
2000-06-02 |
2001-12-17 |
Virtio Corporation |
Method and system for virtual prototyping
|
|
JP2002108960A
(ja)
|
2000-10-03 |
2002-04-12 |
Fujitsu Ltd |
配置・配線処理システム
|
|
JP2002117092A
(ja)
|
2000-10-05 |
2002-04-19 |
Fujitsu Ltd |
半導体集積回路装置の設計方法、及び設計装置
|
|
US6684379B2
(en)
*
|
2000-10-18 |
2004-01-27 |
Chipworks |
Design analysis workstation for analyzing integrated circuits
|
|
US6801884B2
(en)
*
|
2001-02-09 |
2004-10-05 |
Hewlett-Packard Development Company, L.P. |
Method and apparatus for traversing net connectivity through design hierarchy
|
|
US6728945B1
(en)
*
|
2001-02-26 |
2004-04-27 |
Cadence Design Systems, Inc. |
Behavioral level observability analysis and its applications
|
|
US6516452B2
(en)
*
|
2001-05-01 |
2003-02-04 |
Chipdata, Inc. |
Method and apparatus for verifying design data
|
|
US6487698B1
(en)
|
2001-05-04 |
2002-11-26 |
Lsi Logic Corporation |
Process, apparatus and program for transforming program language description of an IC to an RTL description
|
|
US20030004699A1
(en)
*
|
2001-06-04 |
2003-01-02 |
Choi Charles Y. |
Method and apparatus for evaluating an integrated circuit model
|
|
US6523156B2
(en)
*
|
2001-06-08 |
2003-02-18 |
Library Technologies, Inc. |
Apparatus and methods for wire load independent logic synthesis and timing closure with constant replacement delay cell libraries
|
|
US6477689B1
(en)
|
2001-06-13 |
2002-11-05 |
The Boeing Company |
Architectural structure of a process netlist design tool
|
|
US20030005396A1
(en)
|
2001-06-16 |
2003-01-02 |
Chen Michael Y. |
Phase and generator based SOC design and/or verification
|
|
US6868526B2
(en)
|
2001-07-18 |
2005-03-15 |
The Mathworks, Inc. |
Graphical subclassing
|
|
US7613716B2
(en)
|
2001-07-20 |
2009-11-03 |
The Mathworks, Inc. |
Partitioning for model-based design
|
|
US7043393B2
(en)
*
|
2001-08-15 |
2006-05-09 |
National Instruments Corporation |
System and method for online specification of measurement hardware
|