TWI292604B - - Google Patents

Download PDF

Info

Publication number
TWI292604B
TWI292604B TW91104749A TW91104749A TWI292604B TW I292604 B TWI292604 B TW I292604B TW 91104749 A TW91104749 A TW 91104749A TW 91104749 A TW91104749 A TW 91104749A TW I292604 B TWI292604 B TW I292604B
Authority
TW
Taiwan
Prior art keywords
metal
layer
discharge protection
protection structure
gate
Prior art date
Application number
TW91104749A
Other languages
English (en)
Chinese (zh)
Inventor
Lin-Sung Wang
Original Assignee
Taiwan Semiconductor Mfg
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Mfg filed Critical Taiwan Semiconductor Mfg
Priority to TW91104749A priority Critical patent/TWI292604B/zh
Application granted granted Critical
Publication of TWI292604B publication Critical patent/TWI292604B/zh

Links

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
TW91104749A 2002-03-13 2002-03-13 TWI292604B (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW91104749A TWI292604B (de) 2002-03-13 2002-03-13

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW91104749A TWI292604B (de) 2002-03-13 2002-03-13

Publications (1)

Publication Number Publication Date
TWI292604B true TWI292604B (de) 2008-01-11

Family

ID=45067576

Family Applications (1)

Application Number Title Priority Date Filing Date
TW91104749A TWI292604B (de) 2002-03-13 2002-03-13

Country Status (1)

Country Link
TW (1) TWI292604B (de)

Similar Documents

Publication Publication Date Title
US7320939B2 (en) Semiconductor device fabricated by a method of reducing the contact resistance of the connection regions
US6087234A (en) Method of forming a self-aligned silicide MOSFET with an extended ultra-shallow S/D junction
JP3253667B2 (ja) 半導体装置の製造方法
JP3174593B2 (ja) 半導体装置及びその製造方法
TWI241620B (en) Manufacturing method of semiconductor device
US7253049B2 (en) Method for fabricating dual work function metal gates
JPH04226022A (ja) 半導体構成体におけるスペーサの形成
US7067359B2 (en) Method of fabricating an electrical fuse for silicon-on-insulator devices
JP2001244346A (ja) シリサイド層の形成方法
TWI229374B (en) Method for fabricating semiconductor device
US5340761A (en) Self-aligned contacts with gate overlapped lightly doped drain (goldd) structure
JPH11284179A (ja) 半導体装置およびその製造方法
WO1999016116A1 (en) Method for manufacturing semiconductor device
TW200540933A (en) Semiconductor device including bipolar junction transistor with protected emitter-base junction
JPH09116038A (ja) 半導体装置の製造方法
TWI292604B (de)
US6780700B2 (en) Method of fabricating deep sub-micron CMOS source/drain with MDD and selective CVD silicide
TW411507B (en) Double sidewall raised silicided source/drain CMOS transistor
US6342440B1 (en) Method for forming low-leakage impurity regions by sequence of high-and low-temperature treatments
CN1868046B (zh) 半导体器件及制造此类半导体器件的方法
KR100499755B1 (ko) Mdd 와 선택적 cvd 실리사이드를 갖는 디프서브미크론 cmos 소스/드레인 제조방법
TW396419B (en) A method of manufacturing resistors with high ESD resistance and salicide CMOS transistor
US6221725B1 (en) Method of fabricating silicide layer on gate electrode
JP2004079725A (ja) 半導体装置の製造方法及び半導体装置
JPH1074894A (ja) 半導体装置およびその製造方法

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees