TWI301236B - - Google Patents

Download PDF

Info

Publication number
TWI301236B
TWI301236B TW95109831A TW95109831A TWI301236B TW I301236 B TWI301236 B TW I301236B TW 95109831 A TW95109831 A TW 95109831A TW 95109831 A TW95109831 A TW 95109831A TW I301236 B TWI301236 B TW I301236B
Authority
TW
Taiwan
Prior art keywords
processing unit
time
flash memory
enable signal
system clock
Prior art date
Application number
TW95109831A
Other languages
English (en)
Chinese (zh)
Other versions
TW200737216A (en
Inventor
hong-zhi Jiang
Ming-Feng Wu
shi-qing Xiao
Pei-Zheng Wang
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to TW095109831A priority Critical patent/TW200737216A/zh
Publication of TW200737216A publication Critical patent/TW200737216A/zh
Application granted granted Critical
Publication of TWI301236B publication Critical patent/TWI301236B/zh

Links

Landscapes

  • Read Only Memory (AREA)
TW095109831A 2006-03-22 2006-03-22 Flash memory controller and storage device equipped with the same TW200737216A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW095109831A TW200737216A (en) 2006-03-22 2006-03-22 Flash memory controller and storage device equipped with the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW095109831A TW200737216A (en) 2006-03-22 2006-03-22 Flash memory controller and storage device equipped with the same

Publications (2)

Publication Number Publication Date
TW200737216A TW200737216A (en) 2007-10-01
TWI301236B true TWI301236B (de) 2008-09-21

Family

ID=45070170

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095109831A TW200737216A (en) 2006-03-22 2006-03-22 Flash memory controller and storage device equipped with the same

Country Status (1)

Country Link
TW (1) TW200737216A (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI811732B (zh) * 2016-10-20 2023-08-11 日商鎧俠股份有限公司 控制可連接至一主機之介面系統之方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI811732B (zh) * 2016-10-20 2023-08-11 日商鎧俠股份有限公司 控制可連接至一主機之介面系統之方法

Also Published As

Publication number Publication date
TW200737216A (en) 2007-10-01

Similar Documents

Publication Publication Date Title
TWI307460B (en) System, method and integrated circuit chip for generating a jittered test signal and a system and method for functional circuitry testing
TW201023521A (en) Delay circuit
EP1903446B1 (de) Vorrichtung und Verfahren zur Steuerung einer Speicherschnittstelle
US20140010025A1 (en) Apparatuses and methods for adjusting a path delay of a command path
CN103886912B (zh) 具有参数的半导体存储器件和半导体系统及其测试方法
JP2013172453A (ja) 半導体装置のデータ出力タイミング制御回路
KR101004665B1 (ko) 반도체 메모리 장치 및 출력 인에이블 신호 생성 방법
KR20110080406A (ko) 지연동기루프 회로, 이를 포함하는 반도체 장치 및 메모리 시스템
CN104283556A (zh) 时钟延迟检测电路及利用时钟延迟检测电路的半导体装置
TW200421062A (en) Method and system for writing data to a memory
JP4343539B2 (ja) 単一フィードバックからの内部クロック信号によって入力データと出力データを同期させるための半導体装置、回路及び方法
TW201001417A (en) Output enable signal generation circuit for semiconductor memory device
JP4649480B2 (ja) 試験装置、クロック発生装置、及び電子デバイス
TWI301236B (de)
KR101839883B1 (ko) 카운팅 회로, 지연값 양자화 회로 및 레이턴시 조절회로
CN104424984B (zh) 存储器控制电路与控制存储器模块的数据读取程序的方法
TWI240256B (en) High speed optical recording apparatus
JP4854258B2 (ja) 同期式メモリ装置のデータ出力時点調節方法
CN113867476B (zh) 一种信号发生装置和方法
TWI324769B (en) Information recording device and related method
JP4418954B2 (ja) データ・パターン発生装置
TW201027558A (en) Method of dynamically adjusting a timing value of a circuit system
KR100967112B1 (ko) 출력 인에이블 신호 생성회로
TWI245983B (en) Clock generation apparatus
KR102119078B1 (ko) 출력 인에이블 신호 생성 회로