US4524332A - Integrated notch filter - Google Patents

Integrated notch filter Download PDF

Info

Publication number
US4524332A
US4524332A US06/347,656 US34765682A US4524332A US 4524332 A US4524332 A US 4524332A US 34765682 A US34765682 A US 34765682A US 4524332 A US4524332 A US 4524332A
Authority
US
United States
Prior art keywords
transistor
coupled
emitter
collector
base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US06/347,656
Other languages
English (en)
Inventor
Michael J. Gay
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Priority to US06/347,656 priority Critical patent/US4524332A/en
Assigned to MOTOROLA, INC., A CORP OF DE reassignment MOTOROLA, INC., A CORP OF DE ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: GAY, MICHAEL J.
Priority to EP83200222A priority patent/EP0086026A2/de
Application granted granted Critical
Publication of US4524332A publication Critical patent/US4524332A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00—Networks using active elements
    • H03H11/02—Multiple-port networks
    • H03H11/04—Frequency selective two-port networks
    • H03H11/12—Frequency selective two-port networks using amplifiers with feedback
    • H03H11/1213—Frequency selective two-port networks using amplifiers with feedback using transistor amplifiers

Definitions

  • This invention relates, in general, to notch filters, and more particularly, to a notch filter suitable for being fully implemented in an integrated circuit.
  • the phase detector is one example.
  • the desired phase detector output which is a measure of the phase difference between two input signals of the same frequency, is contaminated by a signal at twice the frequency of the input.
  • Another example occurs in the demodulation of luma information carried in a TV video signal.
  • the chroma subcarrier is summed to the luma signal before transmission and must be removed in the luma processing channel of the TV receiver.
  • the undesired signal components are often removed by inserting a notch filter in the signal path.
  • a notch filter has a transmission characteristic which provides a notch or maximum attenuation at the undesired frequency and has minimal effect at other frequencies in the signal band.
  • Notch filters are commonly realized using inductors and capacitors in an LC filter.
  • an integrated circuit implementation of an electronic system having a notch filter requires external tuned elements. It is desirable to implement such systems, including the notch filter, with as few external elements as possible.
  • Another object of this invention is to provide improved notch filters suitable for use in the chroma and luma demodulation circuits of TV receivers. It will be understood that the disclosed invention may be used for other applications requiring filters operating in the MHz frequency range. Some of the techniques described are also applicable at lower frequencies where some components must be external due to size limitations.
  • a notch filter having an input and an output and comprising a low-pass filter section and a summing section.
  • the low-pass filter section has a first reactive element, a second reactive element, at least one resistor, an input coupled to the input of the notch filter, a low-pass output, and a differentiated output.
  • the differentiated output is derived from a signal at the first reactive element which is provided by differentiating the low-pass output signal with a time constant determined by the second reactive element and the at least one resistor.
  • the summing section includes a first input coupled to the low-pass output, a second input coupled to the differentiated output, and an output coupled to the output of the notch filter.
  • the summing section provides an output signal proportional to the magnitude difference of the low-pass output signal and the differentiated output signal so that the notch filter output signal becomes zero at a predetermined notch frequency.
  • FIG. 1 is a schematic of one embodiment of a Sallen-Key low-pass filter.
  • FIG. 2 is a schematic of a first preferred embodiment of the notch filter.
  • FIG. 3 is a schematic of the preferred embodiment of FIG. 2 further including a capacitance multiplier for electrically tuning the notch filter.
  • FIG. 4 illustrates a cross section of a three-layer semiconductor structure used to minimize effects of parasitic capacitance in the first and second preferred embodiments of the invention.
  • FIG. 5 is a schematic of a compensation circuit for eliminating the effects of isolation capacitance associated with the capacitance multiplier tuning circuit of FIG. 3.
  • FIG. 6 is a schematic of a second preferred embodiment of the invention which is a differential implementation of the notch filter.
  • FIG. 7 is a schematic of one embodiment of a Rauch low-pass filter.
  • FIG. 8 is a schematic of a third preferred embodiment of the notch filter.
  • FIG. 9 is a schematic of a tuning circuit which may be used to vary the notch frequency of the preferred embodiment of FIG. 8.
  • a simple notch filter can be represented in Laplace transform notation by the transfer function: ##EQU1## where ⁇ 1 , ⁇ 2 , and ⁇ are design constants.
  • Equation (1) results in a pole-zero diagram having a pair of complex conjugate poles, s p1 and s p2 , and a pair of zeroes, s z1 and s z2 , given by: ##EQU2##
  • the notch frequency is set by the location of the zeroes and is, therefore, determined by selection of ⁇ 1 .
  • the filter response about the notch frequency is tailored by the selection of the pole locations.
  • the filter represented by this selection of pole-zero locations provides a notch at angular frequency 1/ ⁇ 1 .
  • the 3 db frequencies of the notch are defined by the pole locations of the transfer function, being offset from the notch frequency by ⁇ /2 ⁇ 2 .
  • Equation (1) can be rearranged as follows:
  • the transfer function of the notch filter can be realized by summing the transfer function of Equation (3) with the product of the transfer functions of Equation (3) and Equation (4).
  • Equation (3) is a Laplace transform representation of a low-pass filter.
  • Various implementations of such a filter are well-known in the art.
  • the preferred embodiments of the invention described below illustrate the use of low-pass filters of the Sallen-Key and Rauch configurations. However, any implementation which derives the signal H(s) ⁇ G(s), as defined in Equations (3) and (4), is appropriate for use in the notch filter disclosed herein.
  • the preferred embodiments described below illustrate only a few of the many possible means for implementing the summing section of the notch filter.
  • the summing circuit provides an output signal dependent on the magnitude difference of the input signals. The output is independent of phase variations in the summing input signals since the two input signals to the summing section are in phase or 180° out of phase with each other for all frequencies.
  • FIG. 1 illustrates one implementation of the filter defined by Equation (3).
  • This is a form of the well-known Sallen-Key filter which is constructed using emitter followers as active elements.
  • the Sallen-Key configuration is convenient for integrated circuit implementation and minimizes the effects of parasitic capacitances associated with integrated circuits.
  • input resistor 11 couples input node 10 to the base of transistor 13.
  • Resistor 14 couples the emitter of transistor 13 to the base of transistor 16.
  • the collectors of transistors 13 and 16 are coupled to a first voltage bus 20.
  • Current source 22 is coupled between the emitter of transistor 13 and a second voltage bus 21 to provide bias current.
  • Current source 23 is coupled between the emitter of transistor 16 and voltage bus 21.
  • Capacitor 15 is coupled between the base of transistor 16 and voltage bus 21.
  • Output node 17 is coupled to the emitter of transistor 16 and feedback capacitor 12 couples output node 17 to the base of transistor 13.
  • V 1 is the voltage at input node 10
  • V 2 is the voltage at output node 17
  • C 1 is the capacitance of capacitor 12
  • C 2 is the capacitance of capacitor 15
  • R 1 is the resistance of resistor 11
  • R 2 is the resistance of resistor 14.
  • Equation (8) is equal to Equation (1) with the design constants defined by: ##EQU7## Therefore, Equation (8) represents the transfer function of a notch filter with ⁇ 1 being independently variable of ⁇ 2 and ⁇ by the choice of R X .
  • FIGS. 2-6 treats two preferred embodiments to perform this function.
  • the preferred embodiments are adapted to two different applications which require the notch frequency to be tunable in response to external control signals.
  • FIG. 2 shows a schematic of the first preferred embodiment.
  • the means for tuning the notch is omitted for simplification.
  • Input resistor 11 couples input node 10 to the base of transistor 13.
  • Resistor 14 couples the emitter of transistor 13 to the base of transistor 16.
  • the collectors of transistors 13 and 16 are coupled to a first voltage bus 20.
  • Current source 22 is coupled between the emitter of transistor 13 and a second voltage bus 21 to provide bias current.
  • Current source 23 is coupled between the emitter of transistor 16 and voltage bus 21.
  • Capacitor 15 is coupled between the base of transistor 16 and voltage bus 21.
  • the emitter of transistor 16 is coupled to the base of transistor 24.
  • Feedback capacitor 12 is coupled between the emitter of transistor 24 and the base of transistor 13.
  • Transistor 27 and 28 and resistor 32 form a differential amplifier.
  • Transistor 27 has a base coupled to the emitter of transistor 24 and a collector coupled to voltage bus 20.
  • Transistor 28 has a base coupled to bias voltage node 33.
  • Current source 31 provides bias current to the differential amplifier and is coupled between the emitter of transistor 28 and voltage bus 21.
  • Resistor 32 couples the emitter of transistor 27 to the emitter of transistor 28.
  • Output node 34 is coupled to the collector of transistor 24 and to the collector of transistor 28.
  • Equation (9) differs from Equation (8) only by a scaling factor where the resistance R X is equal to R 3 .
  • the notch characteristic of Equation (1) is, therefore, provided by the embodiment of FIG. 2.
  • the notch filter For integrated circuit realizations of the notch filter, it is desirable to make the notch frequency tunable to compensate for variations in tuning component values resulting from fabrication processes.
  • the pole and zero locations of the notch filter may be adjusted by varying capacitances C 1 and C 2 or resistance R 2 of Equations (8a), (8b), and (8c).
  • the real component of the pole locations and, therefore, the shape of the notch remains constant regardless of variations in C 2 or R 2 . Accordingly, variation of these elements is likely to be preferred in tuning the notch. However, it will be understood that tuning may also be achieved by varying C 1 .
  • the notch filter can be made tunable by the addition of a capacitance multiplier circuit to vary capacitance C 2 as shown in FIG. 3.
  • the capacitance multiplier of FIG. 3 includes transistors 36, 37, and 38.
  • the collector of transistor 36 is coupled to the base of transistor 16 and the collectors of 37 and 38 are coupled to voltage bus 20.
  • the emitter of transistor 36 is coupled to the emitter of transistor 37.
  • Current source 41 is coupled between the emitter of transistor 36 and voltage bus 21 to provide a bias current for the differential amplifier formed by transistors 36 and 37.
  • the base of transistor 37 and the base of transistor 38 are coupled to bias voltage node 43.
  • Diode 39 has an anode coupled to the base of transistor 36 and a cathode coupled to the emitter of transistor 38.
  • Current source 42 is coupled between the emitter of transistor 38 and voltage bus 21 to provide bias current.
  • Current source 44 is coupled between voltage bus 20 and the base of transistor 36.
  • Capacitor 15 of FIG. 3 is coupled between the base and collector of transistor 36, unlike capacitor 15 of FIG. 2.
  • the capacitance multiplier forms a variable gain amplifier responsive to one or more control signals.
  • the signal current flowing in capacitor 15 passes through diode 39 and develops a differential voltage between the bases of transistors 36 and 37. It can be shown that C m , the effective capacitance between node 30 and bus 21, is given by:
  • C 2 is the capacitance of capacitor 15 and K is the ratio of the current supplied by current source 41 to the current supplied by current source 42.
  • the filter must have a moderately high quality factor Q. Making this assumption, we find:
  • the term may have a value less than 0.05.
  • Equation (11) can be approximated by: ##EQU10##
  • Equations (10) and (12) it can be seen that the imaginary parts of the pole and zero locations will remain substantially in a fixed ratio as the tuning capacitance C m is varied. This means the notch may be adjusted to a desired frequency or may be made to track a variable frequency while retaining essentially the same shape.
  • FIG. 4 shows a three-layer semiconductor structure which permits the realization of this connection of capacitor 12.
  • Capacitor 12 is the capacitance between a metal layer 94 and a P diffusion 95 with a thin oxide or nitride dielectric 96.
  • Metal layer 94 is connected to the base of transistor 13
  • metallization 100 is connected to the emitter of transistor 24, and metallization 101 is connected to the base of transistor 24.
  • P diffusion 95 is placed in an N-type epitaxial area 97 which is coupled to metallization 101 by N+ diffusion 102.
  • Epitaxial area 97 is isolated by P+ isolation diffusion 98.
  • the parasitic capacitance due to the junction capacitance between P diffusion 95 and epitaxial layer 97 is thus connected between the base and emitter of transistor 24 as required.
  • the parasitic capacitance from epitaxial layer 97 to isolation diffusion 98 and substrate 99 appears between the base of transistor 24 and ground.
  • the circuit can be designed to tolerate this capacitive loading.
  • the coupling of epitaxial layer 97 to the base of transistor 24 is sometimes referred to as a "bootstrap connection.” This coupling may be made to any node having substantially the same signal as appears at the emitter of transistor 24 and which can tolerate the capacitive loading. If the emitter of transistor 16 is not suitable in a particular design then another emitter follower, for example, with the base coupled to the emitter of transistor 16, may be added to provide a suitable bootstrap point.
  • FIG. 5 is a schematic of a compensation circuit which can eliminate the effects of the isolation capacitance.
  • Input node 122 is coupled by resistor 114 to the base of transistor 115 and to the collector of transistor 116.
  • the emitter of transistor 115 is coupled to voltage bus 21 and the collector of transistor 115 is coupled to the base of transistor 111.
  • Resistor 112 couples the base of transistor 111 to voltage bus 20.
  • the collector of transistor 111 is coupled to voltage bus 20 and the emitter is coupled by resistor 113 to the base of transistor 115.
  • the emitter of transistor 111 is also coupled to the base of transistor 110 which has a collector coupled to node 30 corresponding to node 30 in FIG. 3.
  • the emitter of transistor 110 is coupled to the collector of transistor 117 and the base of transistor 117 is coupled to the base of transistor 116 and to bias voltage node 123.
  • Resistor 118 couples the emitter of transistor 117 to voltage bus 21 and resistor 119 couples the emitter of transistor 116 to voltage bus 21.
  • the isolation capacitance associated with transistor 117 is represented by capacitor 124 connected between the collector of transistor 117 and voltage bus 21.
  • Input node 122 is coupled to the emitter of transistor 16 of FIG. 3.
  • Transistors 111 and 115 and resistors 112, 113, and 114 form a shunt feedback amplifier providing an output at the emitter of transistor 111 which is an inverted version of the signal present at nodes 122 and 30.
  • Transistor 117 and resistor 118 form a current source for transistor 110.
  • Transistor 117 is dimensioned so that the current flowing in isolation capacitance 124 is equal in magnitude and opposite in phase to the current flowing in the collector isolation capacitances of transistor 110 and transistor 36 of FIG. 3. Therefore, the net current flow at node 30 due to collector isolation capacitance will be zero.
  • the first preferred embodiment of FIG. 3 is suitable for providing a notch which is tunable to eliminate the effect of component tolerances or to follow a variable frequency.
  • a filter may be employed, for example, in a multi-standard TV chroma decoding circuit and would be tuned according to the standard being received to remove the chroma subcarrier from the luma signal.
  • the notch would be tuned to 3.58 MHz for NTSC operation, to 4.433 MHz for PAL operation, and to track over 3.9 MHz to 4.756 MHz for SECAM operation.
  • the decoding circuit would be supplied with accurate reference frequencies to allow tuning of the notch by automatic means.
  • the second preferred embodiment of the invention shown in FIG. 6 provides a second-order low-pass response together with a tunable notch.
  • One application of this embodiment is as an output filter for a phase detector.
  • the notch may be tuned to the second harmonic of the phase detector input frequency.
  • the second harmonic of the input signal is the highest-energy frequency component contaminating the phase detector output and has the lowest frequency of all the undesired components present at the phase detector output.
  • the notch may alternately be tuned to some other frequency if desired.
  • Input node 48 is connected by resistor 52 to node 50 which is connected by resistor 53 to the base of transistor 62.
  • the emitter of transistor 62 is coupled to voltage bus 91 by current source 67 and is also coupled to node 50 by capacitor 57.
  • Capacitor 58 couples the base of transistor 62 to voltage bus 91.
  • the collector of transistor 62 is coupled to the cathode of diode 63 and the anode of diode 63 is coupled to voltage bus 90.
  • Input node 49 is coupled by resistor 54 to node 51 which is coupled by resistor 55 to the base of transistor 64.
  • Capacitor 60 couples the base of transistor 64 to voltage bus 91.
  • the emitter of transistor 64 is coupled to voltage bus 91 by current source 68 and is also coupled to node 51 by capacitor 59.
  • the collector of transistor 64 is coupled to the cathode of diode 65 and the anode of diode 65 is coupled to voltage bus 90.
  • the sections described above form a Sallen-Key filter having a differential input at nodes 48 and 49 and providing a differential voltage output at the emitters of transistors 62 and 64.
  • a second differential output voltage developed at the collectors of transistors 62 and 64 is applied to the input of a differential amplifier formed by transistors 71 and 72.
  • Transistor 71 has a base connected to the collector of transistor 62 and an emitter coupled to the emitter of transistor 72 which has a base coupled to the collector of transistor 64.
  • Current source 73 couples the emitters of transistors 71 and 72 to voltage bus 91.
  • the collector of transistor 71 is coupled by load resistor 76 to voltage bus 90 and the collector of transistor 72 is coupled by load resistor 77 to voltage bus 90.
  • a differential voltage will be developed between the collectors of transistor 71 and 72 which is dependent on the ratio of the current provided by current source 73 to the sum of the currents provided by current sources 67 and 68.
  • the emitter of transistor 62 is coupled to the base of transistor 80 which has a collector coupled to output node 88 and to voltage bus 91 by resistor 84.
  • the emitter of transistor 64 is coupled to the base of transistor 81 which has a collector coupled to output node 89 and to bus 91 by resistor 85.
  • the emitter of transistor 80 is coupled to the collector of transistor 71 by resistor 78 and the emitter of transistor 81 is coupled to the collector of transistor 72 by resistor 79.
  • V 2 the differential voltage between the collectors of transistors 71 and 72, is given by: ##EQU11## where V 3 is the differential voltage between the emitters of transistors 62 and 64; C 1 is the capacitance of capacitor 57 or 59, both capacitors being nominally equal; C 2 is the capacitance of capacitor 58 or 60, both capacitors being nominally equal; R 2 is the resistance of resistor 53 or 55, both resistors being nominally equal; I 2 is the current provided by current souce 73; I 1 is the current provided by current source 67 or 68, both current sources being nominally equal; R 3 is the resistance of resistor 78 or 79, both resistors being nominally equal; and R 4 is the resistance of resistors 76 or 77, both resistors being nominally equal.
  • V i is the differential input voltage between nodes 48 and 49 and R 5 is the resistance of resistor 84 or 85, both resistors being nominally equal.
  • Equation (14) represents the low pass filter characteristic and the numerator provides the desired zeroes occurring at the angular frequencies: ##EQU13##
  • Equation (15) The zeroes of Equation (15) are adjustable in response to variations of the currents I 1 and I 2 provided by current sources 73 and 67-68 respectively.
  • the circuit of FIG. 6, therefore, provides a low pass filter plus a notch filter which may be tuned to a frequency of a particularly troublesome undesired signal.
  • the notch frequency may be chosen independently of the low low-pass cutoff frequency and, therefore, can be within the pass band of the low-pass section.
  • the notch frequency When used with the phase detector in an FM system, the notch frequency may be modulated to follow the received frequency by modulating the current provided by current sources 67, 68, and 73 in response to a control signal derived from the FM frequency discriminator.
  • FIG. 2 and FIG. 6 utilize the Sallen-Key configuration for the low-pass section of the notch filter.
  • other low-pass configurations may also be used to provide the necessary filter response.
  • FIG. 7 illustrates a schematic of a Rauch filter which may be used for the low-pass section.
  • input resistor 134 couples input node 132 to the base of transistor 137.
  • the collector of transistor 137 is coupled to voltage bus 130.
  • Capacitor 136 is coupled between the base of transistor 137 and voltage bus 131.
  • Resistor 138 is coupled between the emitter of transistor 137 and the base of transistor 140.
  • the emitter of transistor 140 is coupled to voltage bus 131 and the collector of transistor 140 is coupled to output node 133.
  • Resistor 135 couples the base of transistor 137 to the collector of transistor 140.
  • Capacitor 139 couples the collector of transistor 140 to the base of transistor 140.
  • Current source 141 couples the collector of transistor 140 to voltage bus 130.
  • V 2 is the voltage at output node 133
  • V 1 is the voltage at input node 132
  • R 1 is the resistance of resistor 134
  • R 2 is the resistance of resistor 138
  • R 3 is the resistance of resistor 135
  • C 1 is the capacitance of capacitor 136
  • C 2 is the capacitance of capacitor 139.
  • the signal current flowing in capacitor 136 is given by:
  • a notch filter is formed by summing signals derived from current i c and voltage V 2 , analogous to the method described in connection with FIG. 2.
  • FIG. 8 shows one such notch filter.
  • FIG. 8 With the exception of capacitor 136, the elements of FIG. 8 comprising the low-pass section remain the same as in FIG. 7 and will not be discussed further.
  • the elements of FIG. 8 which are not present in FIG. 7 comprise the summing section of the notch filter.
  • Output node 133 is coupled to the base of transistor 142.
  • the collector of transistor 142 and the collector of transistor 144 are coupled to output node 147.
  • Resistor 146 couples output node 147 to voltage bus 130.
  • Resistor 143 couples the emitter of transistor 142 to voltage bus 131.
  • the base of transistor 144 is coupled to bias voltage node 145.
  • Capacitor 136 is coupled between the base of transistor 137 and the emitter of transistor 144.
  • FIG. 8 illustrates a schematic of a tuning circuit which may be added to the circuit of FIG. 8 to vary the capacitance between the base and collector of transistor 140.
  • Transistors 152 and 153 form a differential amplifier which is biased by current source 156.
  • Capacitor 139 couples node 133 to the base of transistor 152 and also to the anode of diode 151.
  • the emitter of transistor 152 and the emitter of transistor 153 are coupled together.
  • Current source 156 couples the emitters of transistors 153 and 156 to voltage bus 131.
  • the base of transistor 153 is coupled to the base of transistor 154 and also to bias voltage node 157.
  • the emitter of transistor 154 is coupled to the cathode of diode 151.
  • the collector of transistor 152 and the collector of transistor 154 are coupled to voltage bus 130.
  • the collector of transistor 153 is coupled to the base of transistor 140.
  • the collector of transistor 140 is coupled to node 133 and the emitter of transistor 140 is coupled to voltage bus 131.
  • Current source 155 is coupled between voltage bus 131 and the cathode of diode 151.
  • Current source 158 is coupled between voltage bus 130 and the anode of diode 151 in order to provide a DC current path to bias the diode.
  • C E the effective capacitance between the collector and base of transistor 140, is given by: ##EQU16## where I 1 , is the current provided by current source 156 and I 2 is the current provided by current source 155.
  • I 1 and I 2 the current provided by current source 155.
  • the notch filter embodiment of FIG. 8 and FIG. 9 does not require the isolation capacitance cancellation disclosed in relation to FIG. 5. It also does not require the special semiconductor structure disclosed in connection with FIG. 4. The embodiment, however, is susceptible to instability in the feedback loop comprised of capacitor 139, diode 151, and transistors 152, 153 and 140.
  • This disclosure provides for a new and improved notch filter which is integrable without external tuned elements.
  • the notch filter is suitable for use in the chroma and luma demodulation circuits of TV receivers and for other applications requiring notch filters operating at comparable frequencies. Additionally, the techniques disclosed may be used at lower frequencies where some components may not be integrable due to size limitations.

Landscapes

  • Networks Using Active Elements (AREA)
US06/347,656 1982-02-10 1982-02-10 Integrated notch filter Expired - Fee Related US4524332A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US06/347,656 US4524332A (en) 1982-02-10 1982-02-10 Integrated notch filter
EP83200222A EP0086026A2 (de) 1982-02-10 1983-02-10 Integrierter Kerbfilter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/347,656 US4524332A (en) 1982-02-10 1982-02-10 Integrated notch filter

Publications (1)

Publication Number Publication Date
US4524332A true US4524332A (en) 1985-06-18

Family

ID=23364661

Family Applications (1)

Application Number Title Priority Date Filing Date
US06/347,656 Expired - Fee Related US4524332A (en) 1982-02-10 1982-02-10 Integrated notch filter

Country Status (2)

Country Link
US (1) US4524332A (de)
EP (1) EP0086026A2 (de)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4877979A (en) * 1986-12-11 1989-10-31 U.S. Philips Corporation Filter arrangement
US5561394A (en) * 1994-08-01 1996-10-01 Kabushiki Kaisha Toshiba Active bandpass filter
US6198817B1 (en) * 1998-01-23 2001-03-06 International Business Machines Corporation Communication interface having combined shaping of receive response and synthesized matching terminating impedances for different frequency bands and a design method therefor
US6327465B1 (en) 1998-12-02 2001-12-04 Micron Technology, Inc. Voltage tunable active inductorless filter
US6879215B1 (en) * 2002-05-10 2005-04-12 Linear Technology Corporation Synthetic circuit component and amplifier applications
EP1562290A1 (de) * 2004-02-04 2005-08-10 STMicroelectronics S.A. Sperrfilter auf Basis einer biquadratischen Filterkonfiguration
EP1689082A1 (de) * 2005-02-02 2006-08-09 Stmicroelectronics SA Ein rauscharmes Tiefpassfilter
EP1811662A1 (de) * 2006-01-11 2007-07-25 Stmicroelectronics Sa Biquadratisches Tiefpassfilter mit variabler Verstärkung
US20080204129A1 (en) * 2004-06-23 2008-08-28 Koninklijke Philips Electronics N.V. Simplified Sallen-Key Low-Pass Filter Circuit
US20090280766A1 (en) * 2008-05-07 2009-11-12 Ahmadreza Rofougaran Method And System For On-Demand Signal Notching In A Receiver
US20100124891A1 (en) * 2008-11-19 2010-05-20 Qualcomm Incorporated Fm transmitter and non-fm receiver integrated on single chip
RU2721155C1 (ru) * 2019-11-21 2020-05-18 федеральное государственное бюджетное образовательное учреждение высшего образования "Донской государственный технический университет" (ДГТУ) Фильтр нижних частот третьего порядка с минимальным количеством конденсаторов на порядок

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1037651C (zh) * 1995-08-11 1998-03-04 中国人民解放军南京军区南京总医院 可调频率和q的非对称有源陷波器
WO2009037625A2 (en) 2007-09-20 2009-03-26 Nxp B.V. Tunable rf filter
EP2773041B1 (de) 2013-03-01 2017-05-03 Imec Zweistufen-Filter auf Quellenverfolgungsbasis

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3501709A (en) * 1968-08-14 1970-03-17 Baldwin Co D H Transistor r-c filters

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3501709A (en) * 1968-08-14 1970-03-17 Baldwin Co D H Transistor r-c filters

Cited By (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4877979A (en) * 1986-12-11 1989-10-31 U.S. Philips Corporation Filter arrangement
US5561394A (en) * 1994-08-01 1996-10-01 Kabushiki Kaisha Toshiba Active bandpass filter
US6198817B1 (en) * 1998-01-23 2001-03-06 International Business Machines Corporation Communication interface having combined shaping of receive response and synthesized matching terminating impedances for different frequency bands and a design method therefor
US6327465B1 (en) 1998-12-02 2001-12-04 Micron Technology, Inc. Voltage tunable active inductorless filter
US6362691B2 (en) * 1998-12-02 2002-03-26 Micron Technology, Inc. Voltage tunable active inductorless filter
US6469582B2 (en) 1998-12-02 2002-10-22 Micron Technology, Inc. Voltage tunable active inductorless filter
US6879215B1 (en) * 2002-05-10 2005-04-12 Linear Technology Corporation Synthetic circuit component and amplifier applications
EP1562290A1 (de) * 2004-02-04 2005-08-10 STMicroelectronics S.A. Sperrfilter auf Basis einer biquadratischen Filterkonfiguration
US20050189987A1 (en) * 2004-02-04 2005-09-01 Stmicroelectronics S.A. Biquad notch filter
US7109786B2 (en) 2004-02-04 2006-09-19 Stmicroelectronics S.A. Biquad notch filter
US20080204129A1 (en) * 2004-06-23 2008-08-28 Koninklijke Philips Electronics N.V. Simplified Sallen-Key Low-Pass Filter Circuit
US7880536B2 (en) * 2004-06-23 2011-02-01 Nxp B.V. Simplified sallen-key low-pass filter circuit
US20060186951A1 (en) * 2005-02-02 2006-08-24 Stmicroelectronics Sa Low noise lowpass filter
US7375583B2 (en) 2005-02-02 2008-05-20 Stmicroelectronics S.A. Low noise lowpass filter
EP1689082A1 (de) * 2005-02-02 2006-08-09 Stmicroelectronics SA Ein rauscharmes Tiefpassfilter
EP1811662A1 (de) * 2006-01-11 2007-07-25 Stmicroelectronics Sa Biquadratisches Tiefpassfilter mit variabler Verstärkung
US7760014B2 (en) 2006-01-11 2010-07-20 Stmicroelectronics Sa Lowpass biquad VGA filter
US20090280766A1 (en) * 2008-05-07 2009-11-12 Ahmadreza Rofougaran Method And System For On-Demand Signal Notching In A Receiver
US8417204B2 (en) * 2008-05-07 2013-04-09 Broadcom Corporation Method and system for on-demand signal notching in a receiver
US20100124891A1 (en) * 2008-11-19 2010-05-20 Qualcomm Incorporated Fm transmitter and non-fm receiver integrated on single chip
US8688045B2 (en) * 2008-11-19 2014-04-01 Qualcomm Incorporated FM transmitter and non-FM receiver integrated on single chip
RU2721155C1 (ru) * 2019-11-21 2020-05-18 федеральное государственное бюджетное образовательное учреждение высшего образования "Донской государственный технический университет" (ДГТУ) Фильтр нижних частот третьего порядка с минимальным количеством конденсаторов на порядок

Also Published As

Publication number Publication date
EP0086026A2 (de) 1983-08-17

Similar Documents

Publication Publication Date Title
US4524332A (en) Integrated notch filter
EP0420974B1 (de) Abstimmbarer resonanzverstärker
US4520507A (en) Low noise CATV converter
US5227681A (en) Integration circuit
EP0393717B1 (de) Aktive Filterschaltung
US4451792A (en) Auto-tuned frequency discriminator
US5489873A (en) Active low-pass filter
US5877643A (en) Phase shift amplifier and its applications to a recombining circuit
EP0579876A1 (de) Frequenzabstimmungssystem für ein Paar C-Transkonduktanzoperationsverstärker
EP0323996B1 (de) Oszillatorschaltung und quadratur netzwerk für radioempfänger
US4710970A (en) Method of and apparatus for generating a frequency modulated ultrahigh frequency radio transmission signal
US4569085A (en) Oscillator control circuit in an F.M. receiver
WO1981003405A1 (en) Current mode biquadratic active filter
US4463317A (en) FM demodulator with regulation of the output D.C. component
US4422052A (en) Delay circuit employing active bandpass filter
WO2000001061A2 (en) Linearized integrated frequency demodulator
US4424462A (en) Switched delay circuit
US4399561A (en) Variable capacitance circuit
US5596298A (en) Bus aligned quadrature FM detector
FI92117B (fi) Transistorisekoitin
US4682060A (en) Noise suppression in an I-F substitution loop
US4602217A (en) FM demodulator capable of shifting demodulation-band center frequency
US3495178A (en) Signal translating and angle demodulating systems
KR890000283B1 (ko) 가변 커패시턴스 회로
JP3037411B2 (ja) Ｉｃ回路内のアナログ回路部分の整合方法

Legal Events

Date Code Title Description
AS Assignment

Owner name: MOTOROLA, INC., SCHAUMBURG, IL. A CORP OF DE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:GAY, MICHAEL J.;REEL/FRAME:003977/0106

Effective date: 19820202

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Expired due to failure to pay maintenance fee

Effective date: 19890618