US5001362A - BiCMOS reference network - Google Patents

BiCMOS reference network Download PDF

Info

Publication number
US5001362A
US5001362A US07/310,800 US31080089A US5001362A US 5001362 A US5001362 A US 5001362A US 31080089 A US31080089 A US 31080089A US 5001362 A US5001362 A US 5001362A
Authority
US
United States
Prior art keywords
voltage
circuit
current
ecl
band
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US07/310,800
Other languages
English (en)
Inventor
Hiep V. Tran
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Priority to US07/310,800 priority Critical patent/US5001362A/en
Assigned to TEXAS INSTRUMENTS INCORPORATED reassignment TEXAS INSTRUMENTS INCORPORATED ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: TRAN, HIEP V.
Priority to DE69020178T priority patent/DE69020178T2/de
Priority to EP90101884A priority patent/EP0383095B1/fr
Priority to KR1019900001795A priority patent/KR900013520A/ko
Priority to JP2033618A priority patent/JP2912660B2/ja
Application granted granted Critical
Publication of US5001362A publication Critical patent/US5001362A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/411—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using bipolar transistors only
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is DC
    • G05F3/10—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is DC using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/30—Regulators using the difference between the base-emitter voltages of two bipolar transistors operating at different current densities

Definitions

  • This invention is in the field of BiCMOS integrated circuits.
  • FIG. 1 illustrates a standard ECL gate. It comprises differential pair 2 (which includes N-type bipolar transistors 01 and 02) and source follower stage 4. N-type bipolar transistors 04 and 05 are connected together so as to form the output of the gate.
  • the gate's power dissipation is controlled by the VREF1 signal (VREF1 being a voltage). If transistor 03 is kept out of saturation during its operation, then current Ics (through resistor R connected to the emitter of transistor 03) is equal to (VREF1-VBE)/R.
  • the VREF1 voltage controls the output voltage swing of the gate. It can be seen that the difference between the high and the low output levels of this gate is Ics*R and that this is a voltage drop across the pull-up resistor of the differential pair.
  • the input trip point of this gate is set up by a VREF2 signal voltage between power supply voltage VCC and the voltage at the base of transistor 02. If the input of this ECL gate (node IN) is driven by the signal from the output of another ECL gate similar to this gate, then VREF2 has to be set at the midpoint of this output voltage swing to achieve maximum signal margin and performance. If VREF1 and VREF2 are kept at constant levels, then voltage drops on the VCC and VEE power lines will invalidate both voltage references.
  • FIGS. 2A and B illustrate the physical layout of VCC and VEE power supply pads on a chip and an associated graph.
  • the pads are near each other.
  • the band-gap reference circuit which produces voltages VREF1 and VREF2 is placed near the power pads and blocks of ECL circuits are placed at increasing distances away from the power pads. Resistances in the power lines are shown modeled as resistors R.
  • the graph in FIG. 2B illustrates selected voltages vs. distance.
  • the X axis gives the distance from the power pads of the corresponding ECL circuit shown above it and the Y axis shows the voltage of major signals in the ECL gates.
  • the voltage drops along the VCC and VEE power lines are shown here in the graph as the dark regions.
  • the ECL circuit at the end of the power lines suffers the most voltage drop.
  • VREF1 and VREF2 are referenced to the power pads, they are at a constant level regardless of how far they are away from the pads. However, the current reproduced by VREF1 at the local ECL circuit is not constant. This will effect the low output voltage of ECL gates along the power lines.
  • the high output of the ECL gate is also lowered by voltage drops in the VCC line. These effects severely degrade the signal margin. If the voltage drops in the power line are greater than one half of output voltage swing, this will probably result in complete chip operation failure.
  • FIGS. 3A and B illustrate an example of a SRAM which is designed to fit in a standard JDEC package.
  • FIG. 3B also illustrates a corresponding graph of selected voltages vs. distance, a similar type of plot to that illustrated in FIG. 2B. It has the power pads at opposite ends of the chip. The effects of the power line voltage drops are almost the same except that now the signal voltage swings are larger and may cause catastrophic failure due to the forward biasing of the next ECL stages which are receiving output signals.
  • FIGS. 4A and B illustrate multiple (two) band-gap reference circuits in a configuration similar to that shown in FIGS. 2 and 3A.
  • FIG. 4B additionally illustrates a corresponding graph of selected voltages vs. distance.
  • Two band-gap circuits are placed at each end of the package. Large layout areas are required for this scheme. Additionally, the critical location of these reference circuits reduce the effectiveness of the scheme. The ECL circuits farthest from the reference circuits still suffer signal degredations and still depend on how much power line voltages have dropped at their location. A similar problem arises in other circuits involving current mode logic, CML, gates.
  • FIG. 5 illustrates a standard CML gate comprising differential pair 2 comprising transistors 01 and 02 connected to transistor 03.
  • the foregoing objects of the invention are accomplished by establishing reference voltages which are defined with respect to local power supply levels.
  • the local supply levels are established through the use of a network of reference current sources.
  • the reference current sources can be routed across the chip without having to give special consideration to power supply fluctuations.
  • the current sources serve as inputs to analog drivers which generate the reference voltages with the respect to the local power supply levels.
  • the semiconductor chip on which the invention is embodied uses a global band-gap reference circuit that operates in conjunction with current source feed back implemented with a PMOS current mirror. BiCMOS Op Amps are used as the analog drivers.
  • the analog drivers convert band-gap reference outputs to the required levels and provide low impedance sources to ECL circuits for the chip.
  • Low impedance voltage reference sources provide high current handling capability which in turn serve to improve the bipolar transistor process margin.
  • FIG. 1 illustrates a standard ECL gate.
  • FIGS. 2A and B illustrate the physical layout of VCC and VEE power supply pads on a semiconductor chip and an associated graph.
  • FIGS. 3A and B illustrate an example of a SRAM which is designed to fit in a standard JDEC package.
  • FIGS. 4A and B illustrate multiple band-gap reference circuits in a configuration similar to that shown in FIGS. 2 and 3.
  • FIG. 5 illustrates a standard CML gate
  • FIG. 6 illustrates the variation in current IEE with respect to reference voltage variation.
  • FIGS. 7A and B illustrate a preferred embodiment of the invention together with a graph of selected voltages vs. chip distance.
  • FIGS. 8A and B illustrate an embodiment of the invention similar to that shown in FIG. 7A.
  • the VCC power line has been minimized through allocation of more area for it in a circuit layout.
  • FIG. 9 illustrates a standard band-gap reference circuit.
  • FIG. 10 illustrates the BiCMOS band-gap circuit used in the invention.
  • FIG. 11 shows the output of the invention's band-gap circuit versus a VCC voltage from 3 to 7 volts.
  • FIG. 12 illustrates the reference current to voltage conversion circuit of the invention.
  • FIG. 13 illustrates an Op Amp driver circuit
  • FIG. 14 illustrates a block diagram of the reference network.
  • FIG. 7 illustrated a preferred embodiment of the invention together with a graph of selected voltages vs. chip distance.
  • Each ECL circuit block has its own reference circuit VREGEN.
  • the ECL circuits receive not the voltages, but the current references from a reference current generator.
  • a reference current generator converts the voltage from a band-gap reference circuit to currents before sending the signal to remote locations such as ECL gates distributed on a chip. At these locations, the reference current will be converted to voltage to provide a correct reference voltage for a local circuit such as a local ECL gate.
  • the invention thus substantially eliminates the previously discussed problem of voltage drop in power supply lines leading to each ECL block. As shown in the graph, VREF1 and VREF2 are correctly referenced to the local power supply levels. Maximum signal margin is restored because the I/0 signals inside each ECL block are now at correct levels. Notice that the signals are only offset from block to block.
  • the trip point reference level should be sent to the receiving circuit from the sender to improve the signal margin.
  • Level shifter circuits at both sender or receiver will provide an effective communication but it will add some complicated circuitry.
  • the simplest technique improves the ground line. Reducing the voltage drops of the VCC line (widening the VCC power line) in the ECL circuit will effectively improve the signal margin by the same amount.
  • FIG. 8 illustrates an embodiment of the invention similar to that shown in FIG. 7.
  • the VCC power line voltage drop has been minimized through allocation of more area for it in a circuit layout.
  • the invention allows the circuit to tolerate the voltage drops on the VEE line much more than the standard reference techniques. If the VCC power line voltage is as shown, then all ECL I/0 (input/output) signals from all blocks will be aligned.
  • the invention makes the physical location of the band-gap and the current generator with respect to power pads and circuit blocks noncritical.
  • a key component of the network of the invention is a BiCMOS band-gap circuit which is insensitive to the power supply variations.
  • This band-gap circuit was disclosed in Ser. No. 07/161,694, filed Feb. 29, 1988.
  • FIG. 9 illustrates a standard band-gap reference circuit.
  • a current source is connected to the base of N-type bipolar transistor Q2 and the collector of N-type bipolar transistor Q1.
  • the base of Q1 is connected to the collector of n-type transistor nQ3 and the bases of transistor nQ3 and transistor Q3 are connected together.
  • Resistors are illustrated with their relative values displayed alongside. Voltages are displayed between arrowheads. The output of the circuit results in a reference voltage VREF.
  • the reference output VREF is equal to the sum of VBE and k*delta VBE (k being the denominator of the resistor connected to the collector of transistor nQ3).
  • Transistor Q1 is used as a negative feedback amplifier to keep the VREF at nearly equal to the band-gap voltage of silicon (about 1.25 volt) for maximum temperature stability.
  • the variation of the load current Ia (from the current source) of this circuit has a direct effect on the VREF output.
  • One of the main causes of the Ia current variation is the power supply fluctuation.
  • the band-gap circuit of the invention keeps the current Ia as stable as possible. There are many existing circuit techniques to generate a stable current source for this purpose, but they are often unreliable, complicated and required a large layout area. For example, one of the most common design techniques is using another band-gap to generate the Ia current.
  • FIG. 10 illustrates the BiCMOS band-gap circuit used in the invention. Unlike standard band-gap circuits, this circuit is simple and does not require a second band-gap circuit to generate the Ia current.
  • This circuit uses its own band-gap output to generate a load current. This is accomplished by using the P-channel MOS transistors, P1 and P2, to mirror the current I which is generated by the output voltage VREF, from transistor Q4 through resistor R, and to the load of a feed back amplifier, transistor Q1.
  • a stable voltage output VREF will provide a steady load current and vice versa by the self-feed-back.
  • a start-up circuit is required to keep the circuit out of zero current mode (which produces zero feed back) due to the self-feed-back. Once the reference output is at a correct level, the start-up circuit is no longer needed and should be electrically disconnected to avoid possible ill effects. Notice that the currents flowing in the branches are kept equal for maximum tracking ability.
  • FIG. 11 shows the output of the invention's band-gap circuit versus a VCC voltage from 3 to 7 volts. Fourteen milivolts of output variation was seen across the entire range (0.35%), but the circuit operates much better in a VCC range from 4 to 7 volts. The output only varied 5 milivolts in this range (0.16%).
  • FIG. 12 illustrates the reference current to voltage conversion circuit of the invention.
  • This circuit is used at each local location of an ECL circuit block.
  • the global band-gap voltage VREF is converted to a reference current IREF and then routed to a remote ECL circuit block.
  • the IREF current is mirrored by P-channel transistors 13 and 15 and passed through bipolar transistor Q20 and resistor R to regenerate the VREF level that corresponds to the local VEE voltage level.
  • the output from this circuit can be directly connected to ECL circuits (as shown) or can be connected to an operational amplifier (Op Amp) to provide greater current handling capability or more flexibility to regenerate different voltage reference levels.
  • the VREF signal is taken from the emitter of transistor Q1O which is connected to P-channel transistor 15 and bipolar transistor Q20.
  • FIG. 13 illustrates the Op Amp driver circuit discussed above.
  • the Op Amp driver is shown inside the dashed box.
  • the Op Amp is connected in a unity gain configuration to produce at its output the same voltage level connected to its input. It uses a P-channel current source NP1 for the load to improve the gain of the differential stage comprising bipolar transistors Q30, Q40 and current source CS.
  • the cascode transistors Q11 and Q21 are used to minimize the input offset which might be caused by the difference of the VCE voltage between transistors Q30 and Q40.
  • the output from the Op Amp driver circuit is taken from the emitter of transistor Q5.
  • Other circuitry for implementing the connection of the Op Amp to the rest of the scheme comprises gate connected P-channel transistors MP2 and MP3.
  • Diode configured transistor Q50 is connected to P-channel transistor MP3 and generates a reference current IREF.
  • the block diagram of the network is shown in FIG. 14. Power supply pads are at the opposite side of the chip. The global band-gap is placed near VCC power pad. Reference current is routed to the other side of the network and regenerated at local ECL circuit locations. BiCMOS circuits are used for global communications in this SRAM. The characteristics of the foregoing network include minimized power supply drop effects, maximized ECL signal margin, and improved ECL circuit performance of a VLSI BiCMOS ECL chip.
  • bipolar transistor may substituted for field-effect transistors and vice-versa.
  • P-type transistors may be substituted for n-type transistors and vice-versa.
  • N-channel transistors may be substituted for P-channel transistors and vice-versa. It is contemplated that all such changes and additions are within the spirit and true scope of the invention as claimed below. Accordingly, the invention is intended to be limited only by the scope of the appended claims.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Nonlinear Science (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Computer Hardware Design (AREA)
  • Logic Circuits (AREA)
  • Control Of Electrical Variables (AREA)
US07/310,800 1989-02-14 1989-02-14 BiCMOS reference network Expired - Lifetime US5001362A (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US07/310,800 US5001362A (en) 1989-02-14 1989-02-14 BiCMOS reference network
DE69020178T DE69020178T2 (de) 1989-02-14 1990-01-31 BICMOS-Referenznetzwerk.
EP90101884A EP0383095B1 (fr) 1989-02-14 1990-01-31 Réseau de référence bicmos
KR1019900001795A KR900013520A (ko) 1989-02-14 1990-02-14 BiCMOS기준 회로망 및 기준 전압 발생 방법
JP2033618A JP2912660B2 (ja) 1989-02-14 1990-02-14 ＢｉＣＭＯＳ基準回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/310,800 US5001362A (en) 1989-02-14 1989-02-14 BiCMOS reference network

Publications (1)

Publication Number Publication Date
US5001362A true US5001362A (en) 1991-03-19

Family

ID=23204167

Family Applications (1)

Application Number Title Priority Date Filing Date
US07/310,800 Expired - Lifetime US5001362A (en) 1989-02-14 1989-02-14 BiCMOS reference network

Country Status (5)

Country Link
US (1) US5001362A (fr)
EP (1) EP0383095B1 (fr)
JP (1) JP2912660B2 (fr)
KR (1) KR900013520A (fr)
DE (1) DE69020178T2 (fr)

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5120994A (en) * 1990-12-17 1992-06-09 Hewlett-Packard Company Bicmos voltage generator
US5223744A (en) * 1990-06-19 1993-06-29 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit with circuits for generating stable reference potential
US5291455A (en) * 1992-05-08 1994-03-01 Motorola, Inc. Memory having distributed reference and bias voltages
US5306964A (en) * 1993-02-22 1994-04-26 Intel Corporation Reference generator circuit for BiCMOS ECL gate employing PMOS load devices
US5309040A (en) * 1989-11-07 1994-05-03 Fujitsu Limited Voltage reducing circuit
US5406136A (en) * 1992-05-15 1995-04-11 Mitsubishi Denki Kabushiki Kaisha High speed ECL output circuit having reduced power consumption
US5631600A (en) * 1993-12-27 1997-05-20 Hitachi, Ltd. Reference current generating circuit for generating a constant current
US5760639A (en) * 1996-03-04 1998-06-02 Motorola, Inc. Voltage and current reference circuit with a low temperature coefficient
US20030094933A1 (en) * 2001-11-22 2003-05-22 Kiyoshi Yamamoto Band gap reference voltage circuit for outputting constant output voltage
US20050218879A1 (en) * 2004-03-31 2005-10-06 Silicon Laboratories, Inc. Voltage reference generator circuit using low-beta effect of a CMOS bipolar transistor
US20050285666A1 (en) * 2004-06-25 2005-12-29 Silicon Laboratories Inc. Voltage reference generator circuit subtracting CTAT current from PTAT current
US20060087328A1 (en) * 2004-10-27 2006-04-27 Advantest Corporation Amplitude varying driver circuit and test apparatus
US7268720B1 (en) * 2006-06-30 2007-09-11 Analog Devices, Inc. Converter networks for generation of MDAC reference signals

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10035414A1 (de) * 2000-07-20 2002-02-07 Infineon Technologies Ag Integrierter Schaltkreis mit Referenzstromversorgung

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4618816A (en) * 1985-08-22 1986-10-21 National Semiconductor Corporation CMOS ΔVBE bias current generator
US4621206A (en) * 1983-05-18 1986-11-04 Kabushiki Kaisha Toshiba Level detector
US4780624A (en) * 1986-04-18 1988-10-25 Sgs Microelettronica S.P.A. BiMOS biasing circuit
US4798981A (en) * 1986-03-31 1989-01-17 Kabushiki Kaisha Toshiba Input circuit
US4810902A (en) * 1986-10-02 1989-03-07 Sgs Microelettronica S.P.A. Logic interface circuit with high stability and low rest current

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60953B2 (ja) * 1977-12-30 1985-01-11 富士通株式会社 半導体集積回路装置
JPS5816396A (ja) * 1981-07-20 1983-01-31 パイオニア株式会社 電圧−電流変換回路
JPS6093532A (ja) * 1983-10-27 1985-05-25 Matsushita Electric Ind Co Ltd 基準電圧回路
US4588941A (en) * 1985-02-11 1986-05-13 At&T Bell Laboratories Cascode CMOS bandgap reference
US4742292A (en) * 1987-03-06 1988-05-03 International Business Machines Corp. CMOS Precision voltage reference generator

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4621206A (en) * 1983-05-18 1986-11-04 Kabushiki Kaisha Toshiba Level detector
US4618816A (en) * 1985-08-22 1986-10-21 National Semiconductor Corporation CMOS ΔVBE bias current generator
US4798981A (en) * 1986-03-31 1989-01-17 Kabushiki Kaisha Toshiba Input circuit
US4780624A (en) * 1986-04-18 1988-10-25 Sgs Microelettronica S.P.A. BiMOS biasing circuit
US4810902A (en) * 1986-10-02 1989-03-07 Sgs Microelettronica S.P.A. Logic interface circuit with high stability and low rest current

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5309040A (en) * 1989-11-07 1994-05-03 Fujitsu Limited Voltage reducing circuit
US5223744A (en) * 1990-06-19 1993-06-29 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit with circuits for generating stable reference potential
US5120994A (en) * 1990-12-17 1992-06-09 Hewlett-Packard Company Bicmos voltage generator
US5291455A (en) * 1992-05-08 1994-03-01 Motorola, Inc. Memory having distributed reference and bias voltages
US5406136A (en) * 1992-05-15 1995-04-11 Mitsubishi Denki Kabushiki Kaisha High speed ECL output circuit having reduced power consumption
US5306964A (en) * 1993-02-22 1994-04-26 Intel Corporation Reference generator circuit for BiCMOS ECL gate employing PMOS load devices
US5631600A (en) * 1993-12-27 1997-05-20 Hitachi, Ltd. Reference current generating circuit for generating a constant current
US5760639A (en) * 1996-03-04 1998-06-02 Motorola, Inc. Voltage and current reference circuit with a low temperature coefficient
US20030094933A1 (en) * 2001-11-22 2003-05-22 Kiyoshi Yamamoto Band gap reference voltage circuit for outputting constant output voltage
US6710586B2 (en) * 2001-11-22 2004-03-23 Denso Corporation Band gap reference voltage circuit for outputting constant output voltage
US20050218879A1 (en) * 2004-03-31 2005-10-06 Silicon Laboratories, Inc. Voltage reference generator circuit using low-beta effect of a CMOS bipolar transistor
US7321225B2 (en) 2004-03-31 2008-01-22 Silicon Laboratories Inc. Voltage reference generator circuit using low-beta effect of a CMOS bipolar transistor
US20050285666A1 (en) * 2004-06-25 2005-12-29 Silicon Laboratories Inc. Voltage reference generator circuit subtracting CTAT current from PTAT current
US7224210B2 (en) 2004-06-25 2007-05-29 Silicon Laboratories Inc. Voltage reference generator circuit subtracting CTAT current from PTAT current
US20060087328A1 (en) * 2004-10-27 2006-04-27 Advantest Corporation Amplitude varying driver circuit and test apparatus
US7180310B2 (en) * 2004-10-27 2007-02-20 Advantest Corporation Amplitude varying driver circuit and test apparatus
US7268720B1 (en) * 2006-06-30 2007-09-11 Analog Devices, Inc. Converter networks for generation of MDAC reference signals

Also Published As

Publication number Publication date
JP2912660B2 (ja) 1999-06-28
KR900013520A (ko) 1990-09-06
DE69020178D1 (de) 1995-07-27
EP0383095B1 (fr) 1995-06-21
EP0383095A3 (fr) 1991-12-27
JPH0315916A (ja) 1991-01-24
EP0383095A2 (fr) 1990-08-22
DE69020178T2 (de) 1996-02-08

Similar Documents

Publication Publication Date Title
KR100368982B1 (ko) 씨모스 정전류 레퍼런스 회로
US5939937A (en) Constant current CMOS output driver circuit with dual gate transistor devices
US4533842A (en) Temperature compensated TTL to ECL translator
US5568045A (en) Reference voltage generator of a band-gap regulator type used in CMOS transistor circuit
US5059890A (en) Constant current source circuit
US5001362A (en) BiCMOS reference network
US7259543B2 (en) Sub-1V bandgap reference circuit
US5434518A (en) ECL-to-BICOMS/CMOS translator
EP0305098A2 (fr) Tampon de sortie pour la conversion de signaux CMOS en signaux ECL
US5448158A (en) PTAT current source
US6118266A (en) Low voltage reference with power supply rejection ratio
US5563502A (en) Constant voltage generation circuit
JPH02260915A (ja) トランジスタ回路
US5635869A (en) Current reference circuit
US4677368A (en) Precision thermal current source
JPH0356017B2 (fr)
EP0413228A2 (fr) Circuit de conversion TTL vers ECL/CML
US4644249A (en) Compensated bias generator voltage source for ECL circuits
US5120994A (en) Bicmos voltage generator
US4855624A (en) Low-power bipolar-CMOS interface circuit
US4100478A (en) Monolithic regulator for CML devices
US5225716A (en) Semiconductor integrated circuit having means for suppressing a variation in a threshold level due to temperature variation
KR100247367B1 (ko) 전압 제어 발진기
JP3104509B2 (ja) 定電流発生回路及びそれを用いた装置
US6703864B2 (en) Buffer circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:TRAN, HIEP V.;REEL/FRAME:005042/0568

Effective date: 19890214

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12