US5168556A - Method and circuit arrangement for controlling a serial interface circuit - Google Patents

Method and circuit arrangement for controlling a serial interface circuit Download PDF

Info

Publication number
US5168556A
US5168556A US07/413,228 US41322889A US5168556A US 5168556 A US5168556 A US 5168556A US 41322889 A US41322889 A US 41322889A US 5168556 A US5168556 A US 5168556A
Authority
US
United States
Prior art keywords
output
circuit
bit stream
input
reception
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US07/413,228
Other languages
English (en)
Inventor
Karoly Lajtai
Josef Fenzl
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wincor Nixdorf International GmbH
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Assigned to SIEMENS AKTIENGESELLSCHAFT, MUNICH, A CORP. OF GERMANY reassignment SIEMENS AKTIENGESELLSCHAFT, MUNICH, A CORP. OF GERMANY ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: FENZL, JOSEF, LAJTAI, KAROLY
Assigned to SIEMENS NIXDORF INFORMATIONSSYSTEME AG reassignment SIEMENS NIXDORF INFORMATIONSSYSTEME AG ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: SIEMENS AKTIENGESELLSCHAFT A GERMAN CORP.
Application granted granted Critical
Publication of US5168556A publication Critical patent/US5168556A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/40—Network security protocols

Definitions

  • the invention relates to a method and to a circuit arrangement for controlling the serial bit streams through a microprocessor-controlled, serial interface circuit.
  • the performance capability of a microprocessor unit contained in a microprocessor-controlled, serial interface circuit arrangement is limited to a greater or lesser degree by numerous control jobs.
  • a receiver For a data transmission, for example, a receiver must be synchronized so that a defined bit pattern is continuously supplied to it. Considerable outlay is needed for this function alone.
  • Another example is monitoring messages that are received at the interface circuit arrangement. The messages must be checked repeatedly for changes and a determination must be made whether a new reaction by the microprocessor unit has become necessary.
  • the microprocessor unit is not available for more difficult jobs, such as handling protocols of higher ISO levels during such monitoring jobs. Overload of the microprocessor unit and, as a result, loss of time can occur merely on the basis of the control and monitoring jobs high line speeds.
  • Time losses also occur when the microprocessor unit can only conditionally consider different time conditions as a consequence of different data transmission rates. These losses occur because the microprocessor unit has no chronological information indicating when the transmission of a serial bit stream has ended. A bit stream can be transmitted with different BAUD rates. A succeeding bit stream can only be transmitted when the preceding bit stream has been transmitted. So that no time problems arise, the microprocessor unit usually assumes that a bit stream was transmitted with the slowest BAUD rate.
  • a first object of the invention is to provide an improved method for reducing the load on a microprocessor unit of a microprocessor-controlled serial interface circuit arrangement.
  • a second object of the invention is to provide an improved circuit for reducing the load on a microprocessor unit of a microprocessor-controlled serial interface circuit arrangement.
  • the first object is achieved in a method executed in accordance with the principles of the present invention, wherein a relieving effect for the microprocessor unit is achieved when a part of the job previously accomplished by the microprocessor unit is executed by specialized auxiliary units that are only initialized by the microprocessor unit.
  • the microprocessor unit thus gains time to handle its critical jobs. Since the output of the auxiliary units are dependent on the actual transmission rates, time losses caused by delay time spans in the data transmission are avoided.
  • the second object is achieved in a circuit arrangement for the implementation of the method constructed in accordance with the principles of the present invention, wherein the transmission or reception clock counter units of the auxiliary units utilize the transmission and reception clocks that are co-transmitted on the interface lines to obtain true chronological information about when a bit stream was actually transmitted.
  • the counter units of the auxiliary units are formed of programmable counters to adapt the circuit arrangement of the present invention to different work conditions.
  • FIG. 1 is a general block diagram of a serial interface circuit constructed according to the principles of the present invention
  • FIG. 2 is a schematic circuit diagram of the reception logic sub-circuit in FIG. 1;
  • FIG. 3 is another embodiment of the reception logic sub-circuit in FIG. 1.
  • the circuit arrangement shown in FIG. 1 includes a microprocessor unit MP, a bit stream converter BW, a transmission circuit SS, and a reception circuit ES. These components are connected to one another via a data, address and control bus DB, AB and SB, respectively. There is also a connection between the bit stream converter BW and the transmission circuit SS via line path SD and through the reception circuit ES via line path ED.
  • the serial data bit streams to be transmitted are forwarded to the transmission circuit SS via line path SD.
  • the serial data bit streams received by the reception circuit ES are forwarded to the bit stream converter BW via a line path ED.
  • the microprocessor unit MP can be supplied with information from the transmission circuit SS and the reception circuit ES. This information indicates the actual end of an output bit stream or the presence of a new message.
  • the transmission circuit SS includes a sub-circuit REG for storing and registering information, a transmission logic section SL, and a transmission clock counter unit ZS.
  • Sub-circuit REG is connected to the buses and receives signals transmitted thereto intended for the transmission circuit.
  • the transmission circuit SS can be set by the microprocessor unit MP via the sub-circuit REG and can then be left to operate on its own.
  • the transmission logic SL outputs a bit stream serially converted by the bit stream converter BW for outputs of self-generated bit streams.
  • the self-generated bit streams can have different values. For example, there may be a continuous bit stream of ones, a continuous bit stream of zeros, or an alternating zero and one bit stream as output.
  • the microprocessor unit is, as a result, relieved of controlling the output of such bit streams.
  • the microprocessor unit MP When sending data streams, the microprocessor unit MP is provided with time signals via the transmitter prompter line SWL. The microprocessor unit MP recognizes, on the basis of these time signals, when a data bit stream is being supplied. The time signals generated are dependent on the actual transmission rate that is defined by the transmission clocks. As a result, the microprocessor unit MP need not take any clearance time into consideration when it initiates the output of a succeeding bit stream.
  • a transmitter prompter signal is supplied via the transmitter prompter line SWL which is controlled by a transmission clock counter unit ZS.
  • Unit ZS is supplied with the transmission clocks via the transmission clock line ST.
  • the transmission clock counter unit ZS for example, is formed by a presettable counter that generates an overflow signal when the preset maximum counter reading is reached. The presetting of the maximum counter reading can be conducted by the microprocessor unit MP.
  • the transmission logic SL has two outputs, one for a control bit stream, and one for a data bit stream to be transmitted.
  • a first bit stream is transmitted via the line path STL and the second bit stream is transmitted via the line path DLAB.
  • the reception circuit ES is the counterpart to the transmission circuit SS.
  • the reception circuit ES monitors changes in arriving signals, when a change occurs it transmits a signal to the microprocessor unit MP via the receiver prompter line EWL.
  • the microprocessor unit MP becomes active only when a change of the message contents occurs. After receiving information that a change of the message has occurred, the microprocessor unit MP retrieves the new message information from the reception circuit ES. The microprocessor unit MP is free to check the message lines for status changes.
  • the reception circuit ES includes a message information output circuit PORT, a reception logic EL and a reception clock counter unit ZE.
  • the buses, as described above, are connected to the message information output circuit PORT.
  • these specific signals are essentially new messages as control signals in the direction toward the reception circuit.
  • the addresses are served for selecting the reception circuit ES.
  • the serially received data are supplied via the line path ED to the bit stream converter BW to be converted the serial data stream back into a parallel data stream.
  • the reception logic EL has inputs for the message lines ML and for the reception data line DLAN.
  • a message bit stream is transmitted via the message lines ML and a serial data bit stream is transmitted via the reception data line DLAN.
  • the reception logic EL has a reception clock counter stage ZE, both are supplied with the reception clock via the reception clock line ET.
  • the reception clock counter stage ZE determines how long a message change has already been present on the basis of the reception clock.
  • a communication in the form of a prompter signal to the microprocessor unit MP occurs only when the new message has lasted for a predetermined time span.
  • the length of the time span can be set with a fixed or optional allocation of a value at a programmable counter contained in the counter unit. This programmable counter counts from the point in time of the change of the message until an overflow signal arises according to the preset value.
  • the circuit arrangement of FIG. 1 is a fundamental illustration of a serial interface circuit of the invention and can be designed as a circuit for various types of serial interfaces.
  • the design of the circuit arrangement as a V24 or X21 interface circuit shall be considered in greater detail below.
  • the control lines STL can, for example, designate the control lines reference S1 (108), S2 (105), PS2 (140) and PS3 (141) according to the German standard (not shown) and the transmission data line DLAB can designate the data line reference D1 (103) according to the German standard (not shown).
  • the parenthetical numbers represent the corresponding numbers of the lines according to the CCITT standard.
  • the message lines ML supplied into the reception logic can designate the reception lines reference M1 (107), M2 (106), M3 (125) and M5 (109) according to the German standard and the reception data line DLAN can designate the data line reference D2 (104) according to the German standard (not shown).
  • the control lines STL can designate the control line reference C according to the German and CCITT standards and the transmission data line DLAB can designate the data line reference T according to the German and CCITT standards (not shown).
  • the message lines ML can designate the message line reference I according to the German and CCITT standards and the reception data line DLAN can designate the data line reference R (not shown).
  • FIG. 2 shows a preferred embodiment of a monitoring circuit for message lines ML1 through ML4 of the V24 interface circuit arrangement.
  • Each of the message lines ML1 through ML4 is connected to an input of one of the multi-clock memory units that are each formed of one of the selection switches MUX1 through MUX4 that are followed by memory units FF1 through FF4, respectively.
  • Exclusive-OR elements XOR1 through XOR4 follow memory units FF1 through FF4, respectively.
  • the multi-clock memory units are linked via an OR element OR1 to generate one overall signal.
  • the overall signal is supplied, via the OR signal line MDIFF, to a first input of the output AND element UD1.
  • the enable signal, via enable signal line F is supplied to a second input of the output AND element UD1.
  • the output of output AND element UD1 is designated as reception prompter signal EWL1.
  • the enable signal conducted via the enable line F, is generated by the reception clock counter unit ZE1 and is supplied from the timing clock output ZTA.
  • the reception clock counter unit ZE1 is a counter that, after it is enabled, counts in synchronization with the reception clocks transmitted by the reception clock line ET and generates an overflow signal when its maximum counter reading is exceeded.
  • the monitoring circuit shall be set forth in greater detail with reference to the message line ML1 and to the multi-clock memory unit allocated to the message line ML1.
  • the selection switch MUX1 receives a current, valid signal from message line ML1 and a stored valid signal status via the feedback line AZ. As long as no status change ensues on the message line ML1, the stored, valid signal status is forwarded, via selection switch line AL, to the D-flip-flop FF1 which accepts the stored, valid signal status repeatedly with every reception clock signal via reception clock line ET. At this point in time, the inputs of the exclusive-OR element XOR1 exhibit the same signal level.
  • the output signal of the exclusive-OR element XOR1 that exhibits the logic value of zero, is supplied to the negating reset input of the reception clock counter unit ZE1 and the first input of the output AND element UD1 via the OR element OR1 and overall signal output line MDIFF.
  • the enable signal generated by the reception clock counter unit ZE1 is supplied to, via the enable signal line F, the second input of the output AND element UD1. Since the logic signal level of the overall signal output line MDIFF has the value zero, the initiation of the reception clock counter unit ZE1 is prevented and the output AND element UD1 is not operative. As a result, no signal is received via receiver prompter line EWL1.
  • the signal levels of the exclusive-OR element XOR1 first exhibit different values, so that the signal on the overall signal output line MDIFF assumes the logic value of one.
  • the reception clock counter unit ZE1 and the output AND element UD1 are now enabled.
  • the enable signal F that is received via the receiver prompter line EWL1, is generated when the maximum counter reading of the reception clock counter unit ZE1 is exceeded.
  • the selection switch MUX1 is switched by this signal, so that the new signal level is supplied to the D-flip-flop FF1 via the message line ML1.
  • the new signal level is assumed by the D-flip-flop FF1 at the next reception clock signal.
  • the inputs of the exclusive-OR element XOR1 now have the same signal level to cause the reception clock counter unit ZE1 to reset again.
  • the signal on the output line EWL1 is in turn disconnected via the output AND element UD1.
  • the selection switch MUX1 is again switched, so that it now supplies the newly stored signal status that coincides with the signal status currently supplied via the message line ML1 until its next change in signal status.
  • FIG. 3 shows the circuit designed as an X21 circuit arrangement for the reception circuit ES responsible for generating a receiver prompter signal EWL after the change of message which arrives at the reception logic EL.
  • the circuit monitors the signals on the X21 interface lines I and R. These signals shall also be referred to in brief below as I and R signals.
  • the receiver prompter signal transmitted via the line path EWL1 shall be referred to below as receiver prompter signal EWL2.
  • internal signals of the circuit shall be referred to in brief by the name of the line paths by which they are transmitted.
  • the overall circuit can be interpreted as being divided into a number of circuit sections that are referred to below as decoder sub-circuit DT, reset sub-circuit RT, timer sub-circuit ZT and reception clock counter unit ZE2.
  • decoder sub-circuit DT, the timer sub-circuit ZT, and the reception clock counter unit ZE2 are controlled with the reception clock ET.
  • the reception clock counter unit ZE2 includes a negating reset input NR as well as a time clock output ZTA to which the enable line F is connected. Given the condition that the reception clock counter unit ZE2 has not been previously reset by the reset signal adjacent to the negating reset input, the enable signal, which is generated by the reception clock counter unit ZE2 when the prescribed maximum counter reading is exceeded, will be transmitted via the enable line F.
  • the reception clock counter unit ZE2 is reset when the reset signal RES has the logic value of zero. On the basis of a special design of the overall circuit, the reset signal RES can only have the logic value zero for the length of one signal of reception clock ET.
  • the enable signal F is supplied as receiver prompter signal EWL2 via the output AND element UD8 of the timer sub-circuit ZT when the additional input of the output AND element UD8 has the logic value of one.
  • the additional input is selected with the logic value of one only when a message change has occurred and the reception clock counter unit ZE2 has not yet counted beyond its predetermined maximum counter reading. Therefore, only message changes that last longer than the prescribed number of reception clocks ET lead to a prompter unit to the microprocessor unit MP. Brief duration disturbances are not considered here.
  • the decoder sub-circuit DT recognizes the different messages on the basis of two chronologically successive clock points in time at which it respectively compares the input signals I and R to themselves.
  • the input signal I dominates over the input signal R, the input signal R only takes effect when the input signal I has the logic value of zero.
  • the AND elements UD4 through UD6 in the reset sub-circuit RT are enabled with respect to the other inputs.
  • the AND element UD7 is simultaneously held inoperative.
  • the input signal I changes from the logical signal level zero to the logical signal level 1
  • the AND elements UD4 through UD6 are held inactive while the AND element UD7 is enabled. Since the logical level at the positive Q of the D-flip-flop FF9 is still zero at this point in time, the output of the AND element UD7 has the logic value of zero.
  • a reset signal RES is supplied from OR element OR2, this reset signal RES has the logical value of zero.
  • the reception clock counter unit ZE2 is reset by this signal.
  • the I signal is accepted by the D-flip-flop FF9 and is forwarded to the AND element UD7 and the exclusive-OR element XOR9.
  • the output of the AND element UD7 assumes the logical value of one, as a result, the reception clock counter unit ZE2 is enabled.
  • the output of the exclusive OR element XOR9 in the timer sub-circuit ZT likewise assumes the logical value of one and enables the output AND element UD8 via the OR element OR3 and enable signal F.
  • the respective first inputs of the exclusive-or elements XOR6 through XOR8 connected to the positive outputs Q of the D-flip-flops FF10 through FF12 have the same logic values as the respective second inputs that are connected to the outputs of the D-flip-flops FF6 through FF8 of the decoder sub-circuit DT.
  • Different logic values derive for the first and second input of the exclusive-OR element XOR9, as a result whereof the output of the exclusive-OR element XOR9 assumes the logic value of one.
  • the output AND element UD8 is enabled via the OR element OR3 and enable signal F.
  • the enable signal F which is generated upon a transition from the highest to the lowest counter reading, is supplied as receiver prompter signal EWL2 from the output AND element UD8.
  • the receiver prompter signal EWL2 drives the control inputs S of the selection switches MUX5 through MUX8 so respective inputs A may be forwarded to the outputs.
  • the new signal status is SZ1 through SZ4 are assumed by the D-flip-flops FF10 through FF13 with new signal status SZ4.
  • both inputs of the exclusive-OR element XOR9 again have the same logic value.
  • the output AND element UD8 is held inactive via the OR element OR3.
  • the receiver prompter signal EWL2 is disconnected and the selection switches MUX5 through MUX8 supply the signals to the respective inputs B.
  • the message content is dependent upon the input signal R.
  • the input signal R is first accepted by the D-flip-flop FF5 and is subsequently evaluated with the exclusive-OR element XOR5 and the AND elements UD2 and UD3.
  • the AND element UD2 includes negating inputs. The check ensues in parallel, where the exclusive-OR element XOR5 checks the input signal R to determine whether the signal status of the input signal R after the cycle of reception clock ET has changed in comparison to that before the cycle of reception clock ET. In case of a change, the output of the exclusive-OR element XOR5 assumes the logic value of one.
  • the AND element UD2 checks the input signal R to see whether the input signal R has the logic value of zero after and preceding a cycle of reception clock ET. If a value of zero is present, the output of the AND element UD2 assumes the logic value of one. Finally, the AND element UD3 checks the input signal R to determine whether the input signal R has the logic value of one after as well as preceding a cycle of reception clock ET. If a value of one is present, the output of the AND element UD3 assumes the logic value of one.
  • the AND elements UD4 through UD7 are respectively connected in parallel to the D-flip-flops FF6 through FF8 and D-flip-flop FF9.
  • Each AND elements UD4 through UD7 has a first and a second input respectively connected to the input and to the output of corresponding D-flip-flops FF6 through FF9.
  • the AND elements UD6 through UD4 each have a negating, third input that is driven with the input signal I. Since the input signal I has the logic value of zero in this situation, the AND elements UD4 through UD6 are activated, while the AND element UD7 is inoperative. Since the input signal R has one of the afore-mentioned signal statuses at all times, an output of the circuit elements XOR5, UD2 or, respectively, UD3 has the logical value of one at every time.
  • the output of the AND element UD2 has a logic value of one. It is also assumed that no change in signal status has occurred for a longer period of time. In this case, both the data input D as well as the positive output Q of the D-flip-flop FF7 have a logic value of one, while the data inputs D and the positive outputs Q of the D-flip-flops FF6 and FF8 have a logic value of zero. It is assumed that the signal status SZ2 is present.
  • the output of AND element UD5 has a logic value of one that maintains the reception clock counter unit ZE2 in its counting condition via the OR element OR2.
  • the data input of the D-flip-flop FF7 will have the logic value of zero and the data input of the D-flip-flop FF8 will have the logic value of one.
  • All AND elements UD4 through UD7 are, as a result, inoperative.
  • the reset signal RES assumes the logic value of zero, then the reception clock counter unit ZE2 is reset.
  • the positive output Q of the D-flip-flop FF8 assumes the logic value of one, causing the reception clock counter unit ZE2 is enabled via the AND element UD6 and the OR element OR2. Once enabled, the reception clock counter unit ZE2 begins to count.
  • the output AND element UD8 is enabled via the exclusive-OR element XOR8 and the OR element OR3.
  • the enable signal F is supplied as receiver prompter signal EWL2.
  • the selection switches MUX5 through MUX8 are switched, so that the D-flip-flops FF10 through FF13 can assume their respective new signal statuses.
  • the output AND element UD8 is again inoperative until a new change in signal status ensues. Other possible changes in signal statuses are expected in a similar fashion.
  • the positive outputs Q of the D-flip-flops FF10 through FF13 are conducted to pins P1 through P4, respectively, at which the signal statuses can be interrogated to determine the appearance of a receiver prompter signal EWL2.
  • the pins P1 through P4 are part of the message information output circuit PORT.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Communication Control (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
US07/413,228 1988-09-30 1989-09-27 Method and circuit arrangement for controlling a serial interface circuit Expired - Fee Related US5168556A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP88116233 1988-09-30
EP88116233A EP0360917B1 (de) 1988-09-30 1988-09-30 Verfahren und Schaltungsanordnung zur Steuerung einer seriellen Schnittstellenschaltung

Publications (1)

Publication Number Publication Date
US5168556A true US5168556A (en) 1992-12-01

Family

ID=8199407

Family Applications (1)

Application Number Title Priority Date Filing Date
US07/413,228 Expired - Fee Related US5168556A (en) 1988-09-30 1989-09-27 Method and circuit arrangement for controlling a serial interface circuit

Country Status (5)

Country Link
US (1) US5168556A (de)
EP (1) EP0360917B1 (de)
AT (1) ATE99097T1 (de)
DE (1) DE3886535D1 (de)
ES (1) ES2047010T3 (de)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5598555A (en) * 1993-12-28 1997-01-28 Yamaha Corporation Data transmission apparatus
US6219730B1 (en) * 1998-06-20 2001-04-17 Nghi Nho Nguyen Method and apparatus for producing a combined data stream and recovering therefrom the respective user input stream and at least one additional input signal
US6718170B1 (en) * 1999-07-01 2004-04-06 Qualcomm Incorporated Dynamic allocation of microprocessor resources in a wireless communication device
US20040252502A1 (en) * 2003-06-11 2004-12-16 Mccullough Kevin Light-Emitting diode reflector assembly having a heat pipe
US20050141678A1 (en) * 2003-12-08 2005-06-30 Global Tel*Link Corporation Centralized voice over IP recording and retrieval method and apparatus
US7239711B1 (en) 1999-01-25 2007-07-03 Widex A/S Hearing aid system and hearing aid for in-situ fitting
US20080137467A1 (en) * 2006-12-06 2008-06-12 Mosaid Technologies Incorporated Apparatus and method for capturing serial input data
US20080205187A1 (en) * 2007-02-22 2008-08-28 Mosaid Technologies Incorporated Data flow control in multiple independent port

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5153884A (en) * 1990-08-15 1992-10-06 Allen-Bradley Company, Inc. Intelligent network interface circuit

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4263670A (en) * 1979-05-11 1981-04-21 Universal Data Systems, Inc. Microprocessor data modem
EP0164105A2 (de) * 1984-06-04 1985-12-11 Siemens Aktiengesellschaft Schaltungsanordnung zur Aufnahme und/oder zur Abgabe von seriell auftretenden Binärsignalen in bzw. von einer einen Mikrocomputer bzw. Mikroprozessor enthaltenden Verarbeitungseinrichtung

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4263670A (en) * 1979-05-11 1981-04-21 Universal Data Systems, Inc. Microprocessor data modem
EP0164105A2 (de) * 1984-06-04 1985-12-11 Siemens Aktiengesellschaft Schaltungsanordnung zur Aufnahme und/oder zur Abgabe von seriell auftretenden Binärsignalen in bzw. von einer einen Mikrocomputer bzw. Mikroprozessor enthaltenden Verarbeitungseinrichtung
US4691297A (en) * 1984-06-04 1987-09-01 Siemens Aktiengesellschaft Circuit arrangement for receiving and/or transmitting serially appearing binary signals in or from a processing device containing a microcomputer or a microprocessor

Non-Patent Citations (8)

* Cited by examiner, † Cited by third party
Title
Elektronik, vol. 36, No. 4, Feb. 20, 1987, pp. 77 80. *
Elektronik, vol. 36, No. 4, Feb. 20, 1987, pp. 77-80.
IBM Technical Disclosure Bulletin, vol. 28, No. 6, Nov. 1985, pp. 2574 2575. *
IBM Technical Disclosure Bulletin, vol. 28, No. 6, Nov. 1985, pp. 2574-2575.
IBM Technical Disclosure Bulletin, vol. 30, No. 6, Nov. 1987, pp. 54 56. *
IBM Technical Disclosure Bulletin, vol. 30, No. 6, Nov. 1987, pp. 54-56.
IEEE International Conference, ICCC 82, Sep. 28 Oct. 1982, pp. 98 100. *
IEEE International Conference, ICCC 82, Sep. 28-Oct. 1982, pp. 98-100.

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5598555A (en) * 1993-12-28 1997-01-28 Yamaha Corporation Data transmission apparatus
US6219730B1 (en) * 1998-06-20 2001-04-17 Nghi Nho Nguyen Method and apparatus for producing a combined data stream and recovering therefrom the respective user input stream and at least one additional input signal
US7239711B1 (en) 1999-01-25 2007-07-03 Widex A/S Hearing aid system and hearing aid for in-situ fitting
US6718170B1 (en) * 1999-07-01 2004-04-06 Qualcomm Incorporated Dynamic allocation of microprocessor resources in a wireless communication device
US20040252502A1 (en) * 2003-06-11 2004-12-16 Mccullough Kevin Light-Emitting diode reflector assembly having a heat pipe
US7551732B2 (en) * 2003-12-08 2009-06-23 Global Tel*Link Corporation Centralized voice over IP recording and retrieval method and apparatus
US20050141678A1 (en) * 2003-12-08 2005-06-30 Global Tel*Link Corporation Centralized voice over IP recording and retrieval method and apparatus
US20100332685A1 (en) * 2006-12-06 2010-12-30 Mosaid Technologies Incorporated Apparatus and method for capturing serial input data
WO2008067659A1 (en) * 2006-12-06 2008-06-12 Mosaid Technologies Incorporated Apparatus and method for capturing serial input data
US7818464B2 (en) 2006-12-06 2010-10-19 Mosaid Technologies Incorporated Apparatus and method for capturing serial input data
US20080137467A1 (en) * 2006-12-06 2008-06-12 Mosaid Technologies Incorporated Apparatus and method for capturing serial input data
US8904046B2 (en) 2006-12-06 2014-12-02 Conversant Intellectual Property Management Inc. Apparatus and method for capturing serial input data
US20080205187A1 (en) * 2007-02-22 2008-08-28 Mosaid Technologies Incorporated Data flow control in multiple independent port
US7796462B2 (en) 2007-02-22 2010-09-14 Mosaid Technologies Incorporated Data flow control in multiple independent port
US8159893B2 (en) 2007-02-22 2012-04-17 Mosaid Technologies Incorporated Data flow control in multiple independent port
US8493808B2 (en) 2007-02-22 2013-07-23 Mosaid Technologies Incorporated Data flow control in multiple independent port

Also Published As

Publication number Publication date
EP0360917B1 (de) 1993-12-22
ES2047010T3 (es) 1994-02-16
EP0360917A1 (de) 1990-04-04
DE3886535D1 (de) 1994-02-03
ATE99097T1 (de) 1994-01-15

Similar Documents

Publication Publication Date Title
US5151896A (en) Modular digital telephone system with fully distributed local switching and control
US7657676B2 (en) Integrated circuit device and signal transmission system
EP1226505B1 (de) Architektur und system von einem generischen und seriellen port
US4359731A (en) Communication link contention resolution system
US5168556A (en) Method and circuit arrangement for controlling a serial interface circuit
EP1010277A1 (de) Kontrollprozessor-wechselschaltung in einer nachrichtenvermittlungsstelle
JPS63106059A (ja) マルチノ−ド通信システム用高速ビット・インタ−リ−ブド時分割マルチプレクサ
CN118314842B (zh) 光驱动电路、背光模组、调光方法、显示器和电子设备
CN110875867B (zh) 一种总线访问仲裁装置及方法
US7609688B2 (en) Serialized bus communication and control architecture
JPH0275245A (ja) データ通信装置
JPS63116261A (ja) デイジー・チエイン方式の入出力制御システム
US5278843A (en) Multiple processor system and output administration method thereof
US6748475B1 (en) Programmable serial port architecture and system
CN116015987A (zh) 一种多路通信接口适配方法、系统、设备及可读存储介质
US6434703B1 (en) Event initiation bus and associated fault protection for a telecommunications device
US4321669A (en) Microcomputer network having several microcomputer modules which are coupled onto at least one system bus
US5202999A (en) Access request prioritization and summary device
US7350002B2 (en) Round-robin bus protocol
CN116627891A (zh) 一种软件可控的片上网络动态信用管理装置、系统及方法
US5881273A (en) Clock signal generation apparatus for use in an access subsystem processor
WO1996002886A1 (en) Non-interrupt type microprocessor apparatus with means for zero crossing synchronization of data loading
US20240004362A1 (en) Method for operating a control device
JPS5878221A (ja) バス制御システム
KR100206987B1 (ko) 다기능 타이머

Legal Events

Date Code Title Description
AS Assignment

Owner name: SIEMENS AKTIENGESELLSCHAFT, MUNICH, A CORP. OF GER

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:LAJTAI, KAROLY;FENZL, JOSEF;REEL/FRAME:005144/0602

Effective date: 19890920

AS Assignment

Owner name: SIEMENS NIXDORF INFORMATIONSSYSTEME AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:SIEMENS AKTIENGESELLSCHAFT A GERMAN CORP.;REEL/FRAME:005869/0374

Effective date: 19910916

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Lapsed due to failure to pay maintenance fee

Effective date: 20001201

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362