WO1988007767A1 - Dispositif a couplage de charge avec electrodes a deux couches - Google Patents

Dispositif a couplage de charge avec electrodes a deux couches Download PDF

Info

Publication number
WO1988007767A1
WO1988007767A1 PCT/US1988/000858 US8800858W WO8807767A1 WO 1988007767 A1 WO1988007767 A1 WO 1988007767A1 US 8800858 W US8800858 W US 8800858W WO 8807767 A1 WO8807767 A1 WO 8807767A1
Authority
WO
WIPO (PCT)
Prior art keywords
silicide
layer
gate electrodes
electrodes
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US1988/000858
Other languages
English (en)
Inventor
Howard Edgar Rhodes
Tzuen-Luh Huang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Eastman Kodak Co
Original Assignee
Eastman Kodak Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Eastman Kodak Co filed Critical Eastman Kodak Co
Publication of WO1988007767A1 publication Critical patent/WO1988007767A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D44/00—Charge transfer devices
    • H10D44/40—Charge-coupled devices [CCD]
    • H10D44/45—Charge-coupled devices [CCD] having field effect produced by insulated gate electrodes 

Definitions

  • the present invention relates to charge coupled devices (CCDs) and more particularly to interline transfer CCDs.
  • Interline transfer CCDs are used in imaging apparatus of the kind which comprises an array of photodetectors aligned in a plurality of rows each o which includes a plurality of photodetectors and in which the interline transfer CCDs are. interleaved between the rows of photodetectors.
  • the currents detected by the individual photo ⁇ detectors in one row after integration in associate storage capacitors, are periodically transferred in parallel for storage as charges in individual cells of an adjacent interline transfer CCD and then such charges are read out serially from the CCD as currents into an output line for transmission to a utilization site.
  • the interline transfer CCD itself be unaffected directly by the light used to excite the array of photocells and it is the usual practice to utilize a light shield over the CCD for this purpose, generally in the form of a layer of metal, deposited over the surface of the common silicon substrate in which have been formed the array of photodetectors and the interline transfer CCDs, and suitably patterned to permit light to reach the photodetectors but not to reach the critical gate electrode regions of the CCD.
  • the gate electrodes typically are of doped polysilicon, which does not exhibit the desired opaqueness.
  • a dual layer including a lower layer of doped polysilicon and an upper layer of silicide Such a dual layer will be referred to hereinafter as a polycide layer.
  • tungsten silicide as the silicide has proven particularly advantageous, since it results in a polycide gate electrode which is both opaque and highly conductive.
  • a silicide layer is uniformly deposited in turn over each of the two polysilicon layers usually deposited for forming the first—phase and second—phase set of gate electrodes, respectively, and the polysilicon and silicide layers are etched by reactive ion etching using a common mask to achieve automatic alignment of the two layers.
  • the polycide process permits a high resistance oxide layer to be grown over the first—phase set of gate electrodes to provide electrical isolation from the overlapping second—phase set of gate electrodes.
  • this invention is directed to a charge—coupled device using a two—phase gate electrode system having a first—phase set of gate electrodes interleaved with an overlapping second- phase set of gate electrodes in which both the first—phase set of electrodes and the second—phase set of electrodes are opaque and have a dual layer structure in which the lower layer is of polysilicon doped to be conductive and the upper layer is of an opaque silicide, and the two sets are separated by an isolation oxide grown from the silicide.
  • FIG. 1 shows a section taken longitudinally along the channel region of one stage of a CCD which includes polycide first—phase and second—phase gate electrodes in accordance with the invention.
  • the silicon wafer 10 whose bulk is p—type, includes at its upper surface a buried channel in which the signal charge transfer will be localized. This channel is formed by the implanta ⁇ tion of donor ions, represented schematically by the upper row of + signs 12.
  • a silicon oxide layer 13 overlies the channel at the upper surface of the wafer. Overlying the oxide layer are the gate electrodes including the first—phase set of elec ⁇ trodes 1 of which only two are shown. Overlapping the first—phase set of electrodes is the second—phase set of electrodes 16, of which only one is shown.
  • a clock source (not shown) will be connected between the two sets of electrodes to apply a voltage difference therebetween which varies periodically to transfer the signal packet of charges between successive potential wells in the buried channel set up by the two sets of gate electrodes.
  • additional donor ions are impla'nted asymmetrically under each gate electrode, as shown denoted by the lower row + signs 18.
  • this CCD is conventional.
  • both sets of electrodes 1 and 16 include two layers.
  • the lower layer 14A, 16A which contacts the gate oxide layer 13 is of polysilicon doped to be of low resistivity and is several thousand Angstroms thick, for example, about 3000 Angstroms thick. This layer is important because polysilicon is uniquely suited for serving as the control metal to the silicon oxide gate insulation.
  • the upper level 14B, 16B is of a silicide, advantageously tungsten silicide of sufficient thickness to be opaque to ambient light and to have low resistance. A thickness of several thousand Angstroms, for example, 3000, is suffi ⁇ cient.
  • a silicon oxide layer 20 provides electrical isolation between electrodes 14 and 16 in the regions of overlap.
  • a preferred technique involves first depositing non—selectively a uniform layer of polysilicon of appropriate doping and thickness in conventional fashion, for example, chemical vapor deposition, and then sputter deposit ⁇ ing thereover non—selectively a layer of tungsten silicide of appropriate thickness, using a tungsten silicide source.
  • the resulting two—layer structure is then masked in the pattern desired and plasma etched anisotropically to provide the desired substantially vertical side walls to the two—layer structure.
  • the wafer before depositing the dual layer structure for use in forming the second—phase set of electrodes, the wafer is heated in an oxidizing ambient to grow a silicon oxide layer over the surface of the first—phase set of sufficient thickness to provide the desired isolation, for example, about a thousand Angstroms thick. After such growth, a dual layer can be deposited and then patterned as before, to form the second—phase set of gate electrodes.
  • the desired dual layer polycide electrodes particu ⁇ larly if the material of the silicide layer is not readily amenable to sputtering.
  • the metal component of the desired silicide for example, cobalt for cobalt silicide, or titanium for titanium silicide.
  • the metal on polysilicon is heated at a temperature sufficient to form the metal silicide at regions of overlap by partial reaction of the polysilicon.
  • the unreacted metal is removed selectively by a suitable etchant, leaving the dual layer of silicide and polysilicon at the original region of overlap.

Landscapes

  • Solid State Image Pick-Up Elements (AREA)

Abstract

Le dispositif à couplage de charge décrit, qui est destiné à être utilisé comme dispositif à couplage de charge à transfert interligne dans un appareil de représentation par images, comprend des photodétecteurs. Ledit dispositif à couplage de charge comporte des électrodes de porte opaques (14, 16) destinées à éviter que les électrodes de porte ne doivent être recouvertes d'une protection contre la lumière. On obtient l'opacité et la faible résistance de couche désirées des électrodes en utilisant une structure à deux couches comprenant une couche inférieure de polysilicium dopé (14A, 16A) et une couche supérieure d'un siliciure (14B, 16B), tel que du siliciure de tungstène.
PCT/US1988/000858 1987-03-30 1988-03-21 Dispositif a couplage de charge avec electrodes a deux couches Ceased WO1988007767A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US3196987A 1987-03-30 1987-03-30
US031,969 1987-03-30

Publications (1)

Publication Number Publication Date
WO1988007767A1 true WO1988007767A1 (fr) 1988-10-06

Family

ID=21862395

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1988/000858 Ceased WO1988007767A1 (fr) 1987-03-30 1988-03-21 Dispositif a couplage de charge avec electrodes a deux couches

Country Status (3)

Country Link
EP (1) EP0309542A1 (fr)
JP (1) JPH01503102A (fr)
WO (1) WO1988007767A1 (fr)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0406889A3 (en) * 1989-07-06 1991-12-11 Kabushiki Kaisha Toshiba Solid-state imaging device and method of manufacturing the same
FR2665983A1 (fr) * 1990-07-10 1992-02-21 Gold Star Electronics Procede pour produire un detecteur d'image ccd du type a autoalignement.
EP0555020A1 (fr) * 1992-01-30 1993-08-11 Matsushita Electric Industrial Co., Ltd. Dispositif de prise de vue à l'état solide et procédé pour sa fabrication
US5286669A (en) * 1989-07-06 1994-02-15 Kabushiki Kaisha Toshiba Solid-state imaging device and method of manufacturing the same

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4290187A (en) * 1973-10-12 1981-09-22 Siemens Aktiengesellschaft Method of making charge-coupled arrangement in the two-phase technique
EP0163871A1 (fr) * 1984-05-22 1985-12-11 Siemens Aktiengesellschaft Procédé pour fabriquer des électrodes de grille comportant des couches doubles de siliciure métallique à fusion élevée et de silicium polycristallin dopé
EP0177422A1 (fr) * 1984-10-02 1986-04-09 Thomson-Csf Procédé de réalisation de grilles en siliciure ou en silicium pour circuit intégré comportant des éléments du type grille-isolant-semiconducteur

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4290187A (en) * 1973-10-12 1981-09-22 Siemens Aktiengesellschaft Method of making charge-coupled arrangement in the two-phase technique
EP0163871A1 (fr) * 1984-05-22 1985-12-11 Siemens Aktiengesellschaft Procédé pour fabriquer des électrodes de grille comportant des couches doubles de siliciure métallique à fusion élevée et de silicium polycristallin dopé
EP0177422A1 (fr) * 1984-10-02 1986-04-09 Thomson-Csf Procédé de réalisation de grilles en siliciure ou en silicium pour circuit intégré comportant des éléments du type grille-isolant-semiconducteur

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Microelectronics Journal, vol. 9, no. 4, 19979, Mackintosh Publications Ltd (Luton, GB), K.S. Chari et al.: "A novel double dielectric two phase CCD with overlapping gates", pages 24-26 *

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0406889A3 (en) * 1989-07-06 1991-12-11 Kabushiki Kaisha Toshiba Solid-state imaging device and method of manufacturing the same
US5286669A (en) * 1989-07-06 1994-02-15 Kabushiki Kaisha Toshiba Solid-state imaging device and method of manufacturing the same
FR2665983A1 (fr) * 1990-07-10 1992-02-21 Gold Star Electronics Procede pour produire un detecteur d'image ccd du type a autoalignement.
EP0555020A1 (fr) * 1992-01-30 1993-08-11 Matsushita Electric Industrial Co., Ltd. Dispositif de prise de vue à l'état solide et procédé pour sa fabrication
US5432363A (en) * 1992-01-30 1995-07-11 Matsushita Electric Industrial Co., Ltd. Solid-state image pickup device and manufacturing method of the same

Also Published As

Publication number Publication date
EP0309542A1 (fr) 1989-04-05
JPH01503102A (ja) 1989-10-19

Similar Documents

Publication Publication Date Title
JP2667390B2 (ja) 半導体装置の製法
EP0130736B1 (fr) Procédé de fabrication d'un circuit intégré à cellules de mémoire comportant un FET unique et un condensateur d'accumulation
EP0081998B1 (fr) Procédé pour la fabrication d'un dispositif MOS sur un substrat
US4142925A (en) Method of making silicon-insulator-polysilicon infrared image device utilizing epitaxial deposition and selective etching
US3941630A (en) Method of fabricating a charged couple radiation sensing device
EP1045450B1 (fr) Réseau de capteurs d'image
EP0570090B1 (fr) Détecteur d'images et son procédé de fabrication
US4994405A (en) Area image sensor with transparent electrodes
US7585695B2 (en) Lightshield architecture for interline transfer image sensors
US4746622A (en) Process for preparing a charge coupled device with charge transfer direction biasing implants
CA1232365A (fr) Structure double d'injection electronique a couche d'oxyde a auto-limitation
EP0040076B1 (fr) Convertisseur photoélectrique
US4076557A (en) Method for providing semiconductor devices
US5891752A (en) Method for making charge coupled device with all electrodes of transparent conductor
US5210049A (en) Method of making a solid state image sensor
WO1988007767A1 (fr) Dispositif a couplage de charge avec electrodes a deux couches
JPH06326136A (ja) 電荷転送装置の製造方法
US6469329B1 (en) Solid state image sensing device and method of producing the same
US20040051124A1 (en) Solid state image sensor having planarized structure under light shielding metal layer
JPS6292364A (ja) 半導体デバイスおよびその製造方法
JPH07176714A (ja) 半導体装置の製造方法
US6051475A (en) Method for manufacturing a silicide to silicide capacitor
JPH0349235A (ja) Ｍｏｓ型半導体装置の製造方法
US5038190A (en) Photoelectric conversion device with disabled electrode
JP3669200B2 (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): JP

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): DE FR GB

WWE Wipo information: entry into national phase

Ref document number: 1988903574

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1988903574

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1988903574

Country of ref document: EP