WO2003100588A1 - Système et procédé informatiques modulaires - Google Patents

Système et procédé informatiques modulaires Download PDF

Info

Publication number
WO2003100588A1
WO2003100588A1 PCT/US2002/015624 US0215624W WO03100588A1 WO 2003100588 A1 WO2003100588 A1 WO 2003100588A1 US 0215624 W US0215624 W US 0215624W WO 03100588 A1 WO03100588 A1 WO 03100588A1
Authority
WO
WIPO (PCT)
Prior art keywords
bus
bridgeboard
primary
external device
chassis
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2002/015624
Other languages
English (en)
Inventor
Erich Selna
Leesa Noujeim
Brian Verstegen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Priority to AU2002309902A priority Critical patent/AU2002309902A1/en
Priority to PCT/US2002/015624 priority patent/WO2003100588A1/fr
Publication of WO2003100588A1 publication Critical patent/WO2003100588A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16—Constructional details or arrangements
    • G06F1/18—Packaging or power distribution
    • G06F1/183—Internal mounting support structures, e.g. for supporting printed circuit boards
    • G06F1/184—Mounting of motherboards
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16—Constructional details or arrangements
    • G06F1/18—Packaging or power distribution
    • G06F1/181—Enclosures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges

Definitions

  • This invention relates generally to expanding the capabilities of a computer system, and, more particularly, to interfacing an external module with an internal bus of a computer system.
  • computer systems are general purpose devices that may be modified to perform particular tasks or functions.
  • computer systems include a motherboard mounted in a cabinet.
  • the motherboard typically includes a number of connectors or slots in which special purpose printed circuit boards may be inserted.
  • These special purpose printed circuit boards may be used to add to or enhance the functionality of the computer system.
  • a conventional computer system may have its graphics capability enhanced by the addition of a graphics card.
  • the sound-producing capability of the computer system may be enhanced by the addition of a sound card.
  • One limitation on the ability to add to or enhance the functionality of the computer system is the number of slots or connectors that are provided. For example, if a user desires to enhance both sound and graphics capability, but only a single slot or connector is available, then the user must select the more desirable function or alternate between the cards, as needed.
  • the motherboard may be designed with electrical leads or traces formed therein to provide interconnectivity to a special-purpose circuit.
  • the integrated circuits used to perform the functionality of the special-purpose circuit may only be included on select motherboards where the customer has ordered the special-purpose circuit.
  • this approach is used so that a manufacturer may design a single motherboard that is used in a variety of computer systems to achieve economies of scale in manufacturing the motherboard.
  • the real estate on the motherboard is "wasted" in those computer systems that do not use the special purpose circuit.
  • the motherboard may be designed to accept multiple microprocessors, but only a single microprocessor is actually placed in the motherboard unless the customer requests additional microprocessors.
  • valuable motherboard real estate is unused and performing no useful work for the computer system.
  • Some prior devices have suggested adding or enhancing functionality through an external connection to the computer system.
  • This solution suffers from a variety of mechanical and electrical challenges, such as providing secure and high-quality electrical connections, difficulty of assembly, electromagnetic interference, cooling, and the like.
  • PCI peripheral component interface
  • ISA industry standard architecture
  • a proprietary bus a system bus, or the like.
  • Extending a high-speed bus external to the cabinet of the computer system can create substantial difficulties. For example, a high-speed bus is sensitive to the length of the traces used to form the bus. Extending the bus will, of course, change the length of the traces, creating the potential for reflections and other interference anomalies on the extended bus. Further, timing difficulties may also arise from the extended distance that the signals must travel on the extended bus.
  • the present invention is directed to overcoming, or at least reducing the effects of, one or more of the problems set forth above.
  • a method capable of sharing electrical signals.
  • the method includes transmitting a first electrical signal over a bus of a primary device disposed in a primary chassis and receiving the first electrical signal over a bus of an external device disposed in a secondary chassis.
  • the method further includes transmitting a second electrical signal over the bus of the external device disposed in the secondary chassis; and receiving the second electrical signal over the bus of the primary device disposed in the primary chassis.
  • a computer system includes a primary chassis and a secondary chassis.
  • the computer system further includes a primary device having a bus for carrying electrical signals and an external device having a bus for carrying electrical signals.
  • the primary device is disposed in a primary chassis and the external device is disposed in the secondary chassis.
  • the external device is directly electrically interconnected with the primary device so that the electrical signals carried on the primary device bus are transmitted to the secondary bus and the electrical signals carried on the external device bus are transmitted to the primary device bus. .
  • Figure 1 is a block diagram of an embodiment according to the present invention.
  • Figure 2 is a stylized representation of a bridgeboard according to the present invention.
  • Figure 3 is a stylized representation of a motherboard used in conjunction with the present invention.
  • Figure 4 illustrates a datum structure for the motherboard shown in Figure 3;
  • Figure 5 is an exploded perspective view of a computer system according to the present invention.
  • Figure 6 is a perspective view of the computer system shown in Figure 5;
  • Figure 7 is a perspective view of the computer system shown in Figures 5 and 6;
  • Figures 8A and 8B illustrate representations of the motherboard and external device interconnections with the bridgeboard according to an embodiment of the present invention
  • Figure 9 illustrates representations of the motherboard interconnection with the bridgeboard according to another embodiment of the present invention.
  • Figure 10 illustrates representations of the motherboard interconnection with the bridgeboard according to a further embodiment of the present invention.
  • a computer system includes a primary device, e.g., a motherboard 100, contained within a primary chassis 105 and at least one external device 110 contained within a secondary chassis 115.
  • a primary device e.g., a motherboard 100
  • a primary chassis 105 contained within a primary chassis 105
  • at least one external device 110 contained within a secondary chassis 115.
  • the high-speed bus of the motherboard 100 and the high-speed bus of the external device 110 are directly interconnected by a bus 120, which carries high-speed transmissions between the motherboard 100 and the external device 110.
  • a bus 120 which carries high-speed transmissions between the motherboard 100 and the external device 110.
  • electrical signals carried on the bus of the motherboard 100 are transmitted to the bus of the external device 110, and the electrical signals carried on the bus of the external device 110 are transmitted to the bus of the motherboard 100.
  • the motherboard 100 and the external device 110 may, however, communicate at different speeds or at relatively the same speed.
  • Such high-speed communications are highly affected by distances over which the communications must travel. Longer electrical paths or traces result in slower transmission times; conversely, shorter electrical paths result in faster transmission times.
  • various external devices such as the external device 110, typically do not operate according to the same protocol as motherboards, such as the motherboard 100.
  • the present invention addresses these problems by providing a bus 120 that is short, so as to minimize impact to communication speed, and that has a bridge chip 125 to electrically bridge between various communication speeds, protocols, and other environments.
  • the external device 110 can be any desired device, e.g., storage media, a sound processor, a graphics processor, etc.
  • the external device 110 may communicate at any speed, faster or slower, relative to the motherboard 100 and may communicate with any protocol.
  • the bridge chip 125 is capable of receiving signals from bus of the primary device (e.g., motherboard 100) and repeating the signals over the bus of the external device 110. Further, the bridge chip 125 is capable of receiving signals from the bus of the external device 110 and repeating the signals over the bus of the primary device (e.g., motherboard 100).
  • the bridge chip 125 can receive the signals at a first transmission speed and retransmit them at a second transmission speed. Further, the bridge chip 125 can receive the signals under a first signal protocol and retransmit the signals under a second signal protocol.
  • the bridge chip 125 creates a bridge between the environment of the motherboard 100 and the environment of the external device 110 without taxing performance of either the motherboard 100 or the external device 110. '
  • the primary chassis 105 and the secondary chassis 115 comprise aspects that minimize the possibility of electromagnetic waves from being radiated beyond the chassis 105, 115 from the electronic components therein. Such radiated waves can cause electromagnetic interference (EMI) in other devices. As it is possible for such electromagnetic waves to be radiated from the bus 120, one aspect of the present invention provides EMI shielding 130 for the bus 120.
  • EMI electromagnetic interference
  • the illustrated embodiment provides separate power supplies 135, 145 for providing power to each of the motherboard 100 and the external device 110, respectively.
  • the illustrated embodiment further provides separate cooling devices 140, 150 for each of the primary chassis 105 and the secondary chassis 115, respectively. These cooling devices 140, 150 provide cooling to the motherboard 100 and the external device 110 and to other devices, if present, in the chassis 105, 115.
  • the motherboard 100 is connected to the external device 110 via a bridgeboard 200, which is shown in a stylized fashion in Figure 2.
  • the bridgeboard 200 may be a conventional printed circuit board with various electrical/electronic components and connectors mounted thereon.
  • the bridgeboard 200 has a connector 205 that is connectible to the motherboard 100 and a connector 210 that is connectible to the external device 110.
  • the connectors 205, 210 may be conventional edge connectors, or as discussed in more detail in conjunction with Figures 8 A, 8B, 9, and 10 may include alignment mechanisms to facilitate positioning and coupling the bridgeboard 200 with the external device 110 and/or the motherboard 100.
  • the bridgeboard 200 also comprises electrical connections (not shown) from the connector 205 to the connector 210 through a bridge chip 215.
  • the electrical connections may take the form of conventional tracings formed in a printed circuit board. While the present embodiment discloses the bridge chip 125, the functionality of the bridge chip 125 may be implemented in a plurality of chips in any suitable configuration.
  • the bridge chip 215 creates a bridge between the environment of the motherboard 100 and the environment of the external device 110 without taxing performance of either the motherboard 100 or the external device 110.
  • the bridgeboard 200 further includes an electrically-conductive backplate 220 and an EMI-shielding gasket 225 to protect the components in the chassis from the elements and for containing EMI.
  • the backplate 220 may be integrally formed with the bridgeboard 200 or may be separately formed and attached thereto. Generally, the backplate 220 is formed from a metal layer, such as aluminum, copper, titanium, or the like.
  • the bridgeboard 200 further comprises other elements, both electrical and mechanical, as required for efficient communication between the motherboard 100 and the external device 110.
  • the motherboard 100 and the external device 110 are aligned such that, when they are interconnected with the bridgeboard 200, a minimum amount of stress is applied to the interconnections between the motherboard 100, the bridgeboard 200, and the external device 110.
  • One aspect of the present invention addresses this situation by precisely locating the external device 110 with respect to the motherboard 100 and by providing an adaptable connection between the bridgeboard 200 and the external device 110. It is within the scope of the present invention, however, to provide an adaptable connection between either the motherboard 100 and the bridgeboard 200, between the bridgeboard 200 and the external device 110, or both.
  • Various industry standards (e.g., the multi-company WTX standard and the Intel® ATX standard) specify a datum structure for placement of electronic and mechanical components within a chassis based upon a hole in the motherboard (known as the 0,0 hole) and a surface of the motherboard.
  • a motherboard 300 is shown having a hole 305 and a top surface 310.
  • all other components in the chassis are placed in reference to the hole 305 and the top surface 310 of the motherboard 300.
  • Figure 4 illustrates this datum structure.
  • the top surface 310 of the motherboard 300 corresponds to datum plane A.
  • a plane perpendicular to datum plane A and containing a centerline 400 of the hole 305 is datum plane B.
  • a plane perpendicular to datum plane B and containing the centerline 400 of the hole 305 is datum plane C. Locating other components within the chassis with respect to the datum planes A, B, and C fully describe the location and orientation of the other components in six degrees of freedom.
  • the present invention interconnects at least two electronic components in at least two chassis. Not only is it desirable for the two chassis (and thus the two electronic components) to have a fixed relationship between each other, but it is desirable for the two chassis (and thus the two electronic components) to be in a particular relationship to one another, so that the motherboard 100 and external device 110 can physically be interconnected with the bridgeboard 200 and so that a minimum amount of stress is placed upon the bridgeboard 200 when it is interconnected with the motherboard 100 and the external device 110.
  • FIG. 5 illustrates an embodiment of the present invention having a fixed-position motherboard 510, a rigid bridgeboard 200 that is positioned based upon the location of the motherboard 510, and an external device 700 ( Figure 7) that is positioned based upon the location of the bridgeboard 200.
  • a primary chassis 500 has installed therein the motherboard 510 and corresponds to a populated chassis assembly.
  • the primary chassis 500 has an opening 512 so that a connector 513 on the motherboard 510 is exposed.
  • the motherboard 510 has a datum hole 515, which corresponds to the 0,0 hole of the specifications referenced above.
  • the motherboard 510 is located at a known location within the primary chassis 500.
  • the motherboard 510 specifically has a known positional relationship to a side wall 520 and a lower wall 525 of the primary chassis 500.
  • the datum hole 515 is mimicked or replicated in the side wall 520 of the primary chassis 500 as hole 530.
  • the hole 530 has a known relationship with respect to the side wall 520 and the lower wall 525.
  • a secondary chassis 505 has an opening 535 formed in a lower wall 550.
  • the secondary chassis 505 also has a pin 545 extending from the side wall 540 in a location corresponding to the hole 530.
  • the pin 545 is the same distance from the lower wall 550 as the hole 530 is from the lower wall 525.
  • the pin 545 is the same distance from an end wall 555 as the hole 530 is from an end wall 560.
  • the pin 545 is in a location that is a mirror image to that of the hole 530.
  • the diameter of the hole 530 is slightly larger than the diameter of the pin 545 such that the pin 545 has a close, sliding fit into the hole 530.
  • the secondary chassis 505 With the pin 545 inserted into the hole 530, and with the side wall 540 against the side wall 520, the secondary chassis 505 is located with respect to the primary chassis 500 in five of the six degrees of freedom: the secondary chassis 505 can rotate about a centerline through the pin 545 and the hole 530. To constrain this final degree of freedom, a slot 565 is provided in the side wall 520 of the primary chassis 500. A major axis 570 of the slot 565 is aligned such that, when extended, it passes through the center of the hole 530.
  • a pin 575 is provided in the side wall 540 of the secondary chassis 505, such that when the pin 545 is inserted into the hole 530 and the side wall 540 is adjacent the side wall 520, the pin 575 can inserted into the slot 565, resulting in the primary chassis 500 being generally aligned with the secondary chassis 505.
  • the minor dimension of the slot (perpendicular to the major axis 570) is only slightly larger than the diameter of the pin 575 such that the pin has a close, sliding fit into the slot 565.
  • the pin 575 can, in an alternate embodiment, be a fastener so that, when installed, the side wall 540 is held against the side wall 520.
  • the slot 565 is elongated, rather than round, to accommodate tolerance buildups in the manufacturing process.
  • Holes 580 (only one labeled) in the side wall 520 of the primary chassis 500 and holes 585 (only one labeled) in the side wall 540 of the secondary chassis 505 are provided so that fasteners (not shown) can be inserted therethrough for attaching the primary chassis 500 to the secondary chassis 505.
  • the secondary chassis 505 is located in a predetermined relationship to the motherboard 510.
  • the openings 512 and 535 are generally aligned to form an opening 600 into the chassis 500 and 505.
  • the bridgeboard 200 can now be installed onto the connector 513, which defines the location of the bridgeboard 200.
  • the bridgeboard 200 is provided with oversized holes 605 (only one labeled) so that the bridgeboard can be attached to the lower wall 525 of the primary chassis 500 and the lower wall 550 of the secondary chassis 505 via fasteners (not shown) through holes 610 (only one labeled) in the lower wall 525 and the lower wall 550.
  • the holes 605 are oversized so that the bridgeboard 200 can be installed under a minimum installation stress.
  • the bridgeboard 200 can be installed so that the connector 205 ( Figure 2) on the bridgeboard 200 can be connected with the connector 513 ( Figure 5) on the motherboard 510 without creating unacceptable stress in either the motherboard 510 or the bridgeboard 200.
  • the bridgeboard 200 can be attached to the primary and secondary chassis 500 and 505 by any desired way suitable for the application, such as with screws, nuts and bolts, rivets, push-through connectors, and the like. With the bridgeboard 200 thus installed, the primary and secondary chassis 500 and 505, in combination with the backplate 220 ( Figure 2) and the EMI-shielding gasket 225 ( Figure 2) of the bridgeboard 200, provide a barrier against emissions of electromagnetic waves from the computer system.
  • the external device 700 can now be installed into an interior portion of the secondary chassis 505 and interconnected with the bridgeboard 200. As it is being installed, the external device 700 is guided along rails 702 on the inside of the secondary chassis 505. The rails 702 are positioned with respect to the side wall 540 of the secondary chassis 505, which sets a spacing from the connector 820 ( Figure 8) on the external device to the connector 210 ( Figures 2, 8) on the bridgeboard 200 when the connectors 820, 210 are connected.
  • the external device 700 is not precisely located by the rails 702 but rather is allowed to "float" to a degree between the rails 702.
  • the distance between adjacent rails 702 may be greater than the thickness of the external device 700, thereby allowing the external device 700 to move from side-to-side between adjacent rails 702. In other words, adjacent rails 702 do not firmly or rigidly hold the external device 700 but rather guide its location within a fixed dimension.
  • a locating pin 800 on the connector 210 enters a corresponding opening 810 in a locating block 820 attached to the external device 700.
  • the pin 800 has a chamfered portion 830 to assist in guiding the pin 800 into the opening 810.
  • the external device 700 is located with respect to the connector 210, and the external device 700 can be interconnected with the bridgeboard 200 with little remaining stress on the bridgeboard 200 or the external device 700.
  • the external device 700 can now be rigidly affixed to the secondary chassis 505.
  • a method of datum sharing including determining a position and orientation of the motherboard 300, 510 and defining at least one datum feature in the primary chassis 500 describing the position and orientation of the motherboard 300, 510.
  • the position and orientation of the motherboard 300, 510 is determined by determining the first plane A ( Figure 4) corresponding to the surface 310 of the motherboard 300, 510, a second plane B ( Figure 4) perpendicular to the surface 310 of the motherboard 300, 510 having a center of the hole 310, 515 in the motherboard 300 thereon, and a third plane C ( Figure 4) perpendicular to the second plane B and having the center of the hole 310, 515 in the motherboard 300 thereon.
  • defining at least one datum feature in the primary chassis 500 further comprises defining a wall 520 in the primary chassis 500 parallel to the first plane A, defining a hole 530 in the wall 520 having a center corresponding the center of the hole 305, 515 in the motherboard, and defining a slot 565 in the wall 520, wherein a major axis 570 of the slot 565 lies on the second plane B.
  • the method further comprises defining at least one datum feature in the secondary chassis 505 corresponding to the at least one datum feature in the primary chassis 500.
  • defining at least one datum feature in the secondary chassis 505 further comprises defining a wall 540 in the secondary chassis 505 parallel to the wall 520 of the primary chassis, defining a pin 545 extending outwardly from the wall 540 corresponding to the hole 530 in the wall 520 of the primary chassis 500, and defining a pin 575 extending outwardly from the wall 540 corresponding to the slot 565 in the wall 520 of the primary chassis 500.
  • the pin 575 may be a fastener.
  • a method for datum sharing including defining the datum structure for the motherboard 510 and transferring the datum structure to the primary chassis 500 to define a relationship between a location and orientation of the motherboard 510 and a location and orientation of the primary chassis 500. Further, the method includes transferring the datum structure to the secondary chassis 505 to define a relationship between the location and orientation of the primary chassis 500 and the location and orientation of the secondary chassis 505. In one embodiment, the method further comprises locating an external device 700 in the secondary chassis 505 based upon the datum structure transferred to the secondary chassis 505.
  • Figure 9 illustrates an embodiment of the present invention in which a main portion 900 of a device (corresponding to either a motherboard or an external device) is in a fixed relationship to the chassis 905 via one or more standoffs 910 (one shown) attached to a side wall 915 of the chassis 905. Further, the bridgeboard 920 is in a fixed relationship to the chassis 905 and is attached via standoffs 922 (one shown) to the backplate 923.
  • the main portion 900 is electrically interconnected via a flexible circuit 925, containing electrical conductors for each of the lines to be connected, to an electrical connector 930.
  • the electrical connector 930 can be a conventional edge connector or any other type of connector suitable for the application.
  • a guide block 935 Attached to the electrical connector 930 is a guide block 935 that may be made of any suitable material, e.g., TeflonTM, DelrinTM, or the like.
  • the guide block 935 has a recess 940 therethrough that is adapted to slidably receive a guide pin 945, which is affixed to the side wall 915 of the chassis 905.
  • the connector 930 and the guide block 935 are capable of moving as indicated by double-headed arrow 950. Accordingly, the connector 930 and the guide block 935 move, as indicated by the double-headed arrow 950, to seek the lowest-stress condition as the connector 930 is interconnected with the connector 955.
  • a gasket 960 is provided for sealing from the elements and for EMI containment.
  • a device 1000 (corresponding to either a motherboard or an external device) is in a fixed relationship with the chassis 1005 via a standoff 1010 that is attached to a side wall 1015 of the chassis 1005.
  • the main portion 1020 is electrically attached to a connector 1035 via a flexible circuit 1040, containing electrical conductors for each of the lines to be connected, and a connector board 1045.
  • the connector 1035 is physically attached to the connector board 1045, as is a guide block 1050 that may be made of any suitable material, e.g., TeflonTM, DelrinTM, or the like.
  • the guide block 1050 has a recess 1055 therethrough that is adapted to receive a guide pin 1060, which is attached to a wall 1065 of the backplate 1030.
  • the guide pin 1060 thus guides the guide block 1050, the connector board 1045, and the connector 1035 in a direction corresponding to the double-headed arrow 1070.
  • the guide block 1050, the connector board 1045, and the connector 1035 move in a direction corresponding to the double-headed arrow 1070 to seek the lowest stress condition as a connector portion 1075 of the device 1015 is mated with the connector 1035.
  • a gasket 1080 is provided for sealing from the elements and for EMI containment.
  • the illustrated embodiment also provides a stop block 1085 to provide support for the connector plate 1045.
  • the computer system is assembled by first attaching the motherboard 510 to an interior portion of the primary chassis 500.
  • the primary chassis 500 is positioned such that the side wall 520 is facing up and the secondary chassis 505 is placed onto the primary chassis 500 such that the pin 545 enters the hole 530 and the pin 575 enters the slot 565.
  • the secondary chassis 505 is generally aligned with the primary chassis and the openings 512 and 535 are generally aligned.
  • Fasteners (not shown) are installed through the holes 580 and 585 (only one of each labeled) to hold the two chassis 500 and 505 together.
  • the bridgeboard 200 is installed such that the connector 205 is mated with the motherboard connector 513 and the bridgeboard 200 is attached to the primary chassis 500 and the secondary chassis 505.
  • the bridgeboard 200 is attached to at least one of the primary chassis 500 and the secondary chassis 505 to position the bridgeboard 200 and to shield the openings 512 and 535 to inhibit electromagnetic waves from escaping from the interior portion of the primary chassis 500 and the secondary chassis 505.
  • the assembly is then rotated such that the bridgeboard 200 is on the bottom and the external device 700 is installed.
  • the external device 700 is guided along the rails 702 and is located with respect to the connector 210 on the bridgeboard 200 by the locating pin 800 and the opening 810. As the external device 700 is located, it is both physically and electrically interconnected with the connector 210 on the bridgeboard 200.
  • the external device 700 can now be rigidly affixed to the secondary chassis 505.
  • the external device 700 is located in a predetermined relationship to the motherboard 510 and in a predetermined volume in the interior portion of the secondary chassis 505.
  • the primary chassis 500 and the secondary chassis 505 may be attached to one another and populated in any desired order, as the interconnection between the bridgeboard 920, 1025 and the device 900, 1000 is made via the flexible circuit 925, 1040.
  • the secondary chassis 505 is attached to the primary chassis 500 ( Figure 5).
  • the main portion 900 of the device is attached to the interior portion of the side wall 915 of the chassis 905.
  • the position of the electrical connector 930 is adjusted to generally align the electrical connector 930 and the electrical connector 955 before electrical connector 930 and the electrical connector 955 are connected.
  • the main portion 900 and connector 930 can be that of the motherboard 510 ( Figure 5) or the external device 700 ( Figure 7).
  • the device 1000 is attached to the interior portion of the side wall 1015 of the chassis 1005.
  • the position of the electrical connector 1035 is adjusted to generally align the connector 1075 with the connector 1035 before electrical connector 1075 and the electrical connector 1035 are connected.
  • the connector 1035 can be the connector 205 or the connector 210 on the bridgeboard 200 ( Figure 2) that mates with the connector 513 of the motherboard 510 ( Figure 5) or the connector 820 of the external device 700 ( Figure 8).
  • the present invention further encompasses an apparatus having means for performing certain embodiments of the method of the invention described herein and their equivalents.
  • the particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein.
  • no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Human Computer Interaction (AREA)
  • Mounting Of Printed Circuit Boards And The Like (AREA)

Abstract

L'invention concerne un système informatique comprenant un châssis primaire (105) et un châssis secondaire (115). Le système informatique comprend également un dispositif primaire (100) doté d'un bus destiné à transporter des signaux électriques et un dispositif externe (110) également doté d'un bus destiné à transporter des signaux électriques. Le dispositif primaire est disposé dans le châssis primaire et le dispositif externe est disposé dans le châssis secondaire. Le dispositif externe est directement interconnecté électriquement avec le dispositif primaire de sorte que les signaux électriques transportés sur le bus du dispositif primaire sont transmis au bus secondaire et les signaux électriques transportés sur le dispositif externe sont directement transmis au bus de dispositif primaire. L'invention concerne également un procédé capable de partager des signaux électriques consistant à émettre un premier signal électrique sur un bus du dispositif primaire disposé dans le châssis primaire et à recevoir le premier signal électrique sur un bus du dispositif externe disposé dans le châssis secondaire.
PCT/US2002/015624 2002-05-20 2002-05-20 Système et procédé informatiques modulaires Ceased WO2003100588A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
AU2002309902A AU2002309902A1 (en) 2002-05-20 2002-05-20 Modular computer system and method
PCT/US2002/015624 WO2003100588A1 (fr) 2002-05-20 2002-05-20 Système et procédé informatiques modulaires

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2002/015624 WO2003100588A1 (fr) 2002-05-20 2002-05-20 Système et procédé informatiques modulaires

Publications (1)

Publication Number Publication Date
WO2003100588A1 true WO2003100588A1 (fr) 2003-12-04

Family

ID=29581732

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/015624 Ceased WO2003100588A1 (fr) 2002-05-20 2002-05-20 Système et procédé informatiques modulaires

Country Status (2)

Country Link
AU (1) AU2002309902A1 (fr)
WO (1) WO2003100588A1 (fr)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1763767A4 (fr) * 2004-06-25 2008-07-02 Nvidia Corp Systeme et procede de graphique discret
US8411093B2 (en) 2004-06-25 2013-04-02 Nvidia Corporation Method and system for stand alone graphics independent of computer system form factor
US8446417B2 (en) 2004-06-25 2013-05-21 Nvidia Corporation Discrete graphics system unit for housing a GPU
US8941668B2 (en) 2004-06-25 2015-01-27 Nvidia Corporation Method and system for a scalable discrete graphics system
US20220147122A1 (en) * 2018-12-14 2022-05-12 Dell Products L.P. Information handling system high density motherboard

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5505533A (en) * 1994-01-10 1996-04-09 Artecon Rackmount for computer and mass storage enclosure
US6044215A (en) * 1995-03-07 2000-03-28 Cnf Technologies, Inc. System and method for expansion of a computer
US6155842A (en) * 1996-07-09 2000-12-05 Siemens Nixdorf Informationssysteme Aktiengesellschaft Electronic equipment having stackable housings with a printed circuit board extending from one housing into another housing

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5505533A (en) * 1994-01-10 1996-04-09 Artecon Rackmount for computer and mass storage enclosure
US6044215A (en) * 1995-03-07 2000-03-28 Cnf Technologies, Inc. System and method for expansion of a computer
US6155842A (en) * 1996-07-09 2000-12-05 Siemens Nixdorf Informationssysteme Aktiengesellschaft Electronic equipment having stackable housings with a printed circuit board extending from one housing into another housing

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
"STACKABLE UNIT PACKAGING CONCEPT", IBM TECHNICAL DISCLOSURE BULLETIN, IBM CORP. NEW YORK, US, vol. 28, no. 6, 1 November 1985 (1985-11-01), pages 2346 - 2347, XP002015127, ISSN: 0018-8689 *

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1763767A4 (fr) * 2004-06-25 2008-07-02 Nvidia Corp Systeme et procede de graphique discret
US8411093B2 (en) 2004-06-25 2013-04-02 Nvidia Corporation Method and system for stand alone graphics independent of computer system form factor
US8446417B2 (en) 2004-06-25 2013-05-21 Nvidia Corporation Discrete graphics system unit for housing a GPU
US8941668B2 (en) 2004-06-25 2015-01-27 Nvidia Corporation Method and system for a scalable discrete graphics system
US20220147122A1 (en) * 2018-12-14 2022-05-12 Dell Products L.P. Information handling system high density motherboard
US11662784B2 (en) * 2018-12-14 2023-05-30 Dell Products L.P. Information handling system high density motherboard

Also Published As

Publication number Publication date
AU2002309902A1 (en) 2003-12-12

Similar Documents

Publication Publication Date Title
US6781844B2 (en) Modular computer system mechanical interconnection
US5576935A (en) Common circuit board connectable to multiple alternative single-sided expansion boards
US5918023A (en) System design to support either Pentium Pro processors, Pentium II processors, and future processor without having to replace the system board
US5951665A (en) Interface optimized computer system architecture
US20040052046A1 (en) Method and system for mounting an information handling system storage device
JPH0774979B2 (ja) フレキシブル基板を有するコンピュータシステム
US6527562B2 (en) PCI expansion adapter with PC card slot and electronic apparatus provided with the same
JP2001160663A (ja) 回路基板
US6504725B1 (en) Topology for PCI bus riser card system
US20090032921A1 (en) Printed wiring board structure and electronic apparatus
US20030077925A1 (en) Memory daughter card apparatus, configurations, and methods
US5816826A (en) Computer circuit board with direct connect peripheral slot assembly
US5555158A (en) Motherboard for personal computer standard desktop chassis
US6636421B2 (en) Method and apparatus for datum sharing between modular computer system components
US20030049948A1 (en) Apparatus and method for coupling buses
WO2003100588A1 (fr) Système et procédé informatiques modulaires
US6760637B2 (en) Method for interconnecting modular computer system components
US20020166010A1 (en) Modular computer system and method
US20030193790A1 (en) Substrate, connecting structure and electronic equipment
US20090113102A1 (en) Detachable expansion device and host
US20060141854A1 (en) Printed circuit board
US7170757B2 (en) Field changeable graphics system for a computing device
US20060063400A1 (en) Connection structure for server blades
US20030051088A1 (en) Front access only CPCI computer system
US6526465B1 (en) PCI and compactpci integration

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP