WO2005101480A3 - Mit planarer verbindungstechnik auf einem insbesondere elektrisch leitendem substrat aufgebaute schaltung - Google Patents
Mit planarer verbindungstechnik auf einem insbesondere elektrisch leitendem substrat aufgebaute schaltung Download PDFInfo
- Publication number
- WO2005101480A3 WO2005101480A3 PCT/EP2005/051618 EP2005051618W WO2005101480A3 WO 2005101480 A3 WO2005101480 A3 WO 2005101480A3 EP 2005051618 W EP2005051618 W EP 2005051618W WO 2005101480 A3 WO2005101480 A3 WO 2005101480A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- component
- circuit mounted
- electroconductive substrate
- connection technique
- planar connection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
- H10W70/093—Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
Landscapes
- Parts Printed On Printed Circuit Boards (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Laminated Bodies (AREA)
Abstract
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE102004019445A DE102004019445A1 (de) | 2004-04-19 | 2004-04-19 | Mit planarer Verbindungstechnik auf einem insbesondere elektrischleitendem Substrat aufgebaute Schaltung |
| DE102004019445.9 | 2004-04-19 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO2005101480A2 WO2005101480A2 (de) | 2005-10-27 |
| WO2005101480A3 true WO2005101480A3 (de) | 2006-01-05 |
Family
ID=34967484
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/EP2005/051618 Ceased WO2005101480A2 (de) | 2004-04-19 | 2005-04-13 | Mit planarer verbindungstechnik auf einem insbesondere elektrisch leitendem substrat aufgebaute schaltung |
Country Status (2)
| Country | Link |
|---|---|
| DE (1) | DE102004019445A1 (de) |
| WO (1) | WO2005101480A2 (de) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102006015117A1 (de) * | 2006-03-31 | 2007-10-04 | Osram Opto Semiconductors Gmbh | Optoelektronischer Scheinwerfer, Verfahren zum Herstellen eines optoelektronischen Scheinwerfers und Lumineszenzdiodenchip |
| US7799614B2 (en) * | 2007-12-21 | 2010-09-21 | Infineon Technologies Ag | Method of fabricating a power electronic device |
| DE102015015699A1 (de) * | 2015-12-04 | 2017-06-08 | Abb Schweiz Ag | Elektronisches Leistungsmodul |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2001037338A2 (de) * | 1999-11-16 | 2001-05-25 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e. V. | Verfahren zum integrieren eines chips innerhalb einer leiterplatte und integrierte schaltung |
| US20020053720A1 (en) * | 2000-09-15 | 2002-05-09 | Alstom | Substrate for an electronic circuit, and an electronic module using such a substrate |
| WO2003030247A2 (de) * | 2001-09-28 | 2003-04-10 | Siemens Aktiengesellschaft | Verfahren zum kontaktieren elektrischer kontaktflächen eines substrats und vorrichtung aus einem substrat mit elektrischen kontaktflächen |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FI946015A7 (fi) * | 1994-07-08 | 1996-01-09 | Picopak Oy | Electroless-kontaktinystynmuodostusmenetelmä |
-
2004
- 2004-04-19 DE DE102004019445A patent/DE102004019445A1/de not_active Withdrawn
-
2005
- 2005-04-13 WO PCT/EP2005/051618 patent/WO2005101480A2/de not_active Ceased
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2001037338A2 (de) * | 1999-11-16 | 2001-05-25 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e. V. | Verfahren zum integrieren eines chips innerhalb einer leiterplatte und integrierte schaltung |
| US20020053720A1 (en) * | 2000-09-15 | 2002-05-09 | Alstom | Substrate for an electronic circuit, and an electronic module using such a substrate |
| WO2003030247A2 (de) * | 2001-09-28 | 2003-04-10 | Siemens Aktiengesellschaft | Verfahren zum kontaktieren elektrischer kontaktflächen eines substrats und vorrichtung aus einem substrat mit elektrischen kontaktflächen |
Also Published As
| Publication number | Publication date |
|---|---|
| DE102004019445A1 (de) | 2005-11-03 |
| WO2005101480A2 (de) | 2005-10-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2008057671A3 (en) | Electronic device including a conductive structure extending through a buried insulating layer | |
| WO2009021741A8 (de) | Organische elektronische bauelemente | |
| TW200618233A (en) | Connecting substrate, connecting structure, connection method and electronic apparatus | |
| WO2008021982A3 (en) | Surface mountable chip | |
| TW200802790A (en) | Electronic substrate, semiconductor device, and electronic device | |
| FI20040592A7 (fi) | Lämmön johtaminen upotetusta komponentista | |
| EP1926145A3 (de) | Selbstausgerichtete Durchgangswege zur Chipstapelung | |
| WO2006056648A3 (en) | Electronics module and method for manufacturing the same | |
| TW200701264A (en) | Inductor | |
| WO2011094303A3 (en) | hBN INSULATOR LAYERS AND ASSOCIATED METHODS | |
| TW200721337A (en) | Coreless substrate and manufacturing method thereof | |
| WO2008003287A3 (de) | Elektrisches bauelement mit einem sensorelement, verfahren zur verkapselung eines sensorelements und verfahren zur herstellung einer plattenanordnung | |
| WO2009075079A1 (ja) | 回路板、回路板の製造方法およびカバーレイフィルム | |
| WO2009158551A3 (en) | Integrated circuit with ribtan interconnects | |
| EP1868422A3 (de) | Einbausubstrat für elektronische Bauteile und Herstellungsverfahren dafür | |
| EP1753277A3 (de) | Leiterplatte | |
| WO2007004115A3 (en) | Organic electronic device and method for manufacture thereof | |
| WO2006094025A3 (en) | Fabricated adhesive microstructures for making an electrical connection | |
| WO2012085472A3 (fr) | Circuit imprime a substrat metallique isole | |
| SG114716A1 (en) | Method and device for electrolytically increasing the thickness of an electrically conductive pattern on a dielectric substrate, as well as a dielectric substrate | |
| WO2007131648A3 (de) | Elektrischer sensor und dessen herstellung und verwendung | |
| TW200629998A (en) | Printed circuit board and forming method thereof | |
| WO2008030355A3 (en) | Programmable polyelectrolyte electrical switches | |
| TW200704582A (en) | Semiconductor composite device and method of manufacturing the same | |
| TW200611620A (en) | A manufacturing method of a multi-layer circuit board with embedded passive components |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| WWW | Wipo information: withdrawn in national office |
Country of ref document: DE |
|
| 122 | Ep: pct application non-entry in european phase |