WO2009090448A2 - Comparateur de phase proportionnel et procédé pour aligner en phase des signaux numériques - Google Patents

Comparateur de phase proportionnel et procédé pour aligner en phase des signaux numériques Download PDF

Info

Publication number
WO2009090448A2
WO2009090448A2 PCT/IB2008/001387 IB2008001387W WO2009090448A2 WO 2009090448 A2 WO2009090448 A2 WO 2009090448A2 IB 2008001387 W IB2008001387 W IB 2008001387W WO 2009090448 A2 WO2009090448 A2 WO 2009090448A2
Authority
WO
WIPO (PCT)
Prior art keywords
triangular
circuitry
phase
shaped pulses
pulses
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/IB2008/001387
Other languages
English (en)
Other versions
WO2009090448A3 (fr
Inventor
Franck Strazzieri
Florent Garcia
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Atmel Corp
Original Assignee
Atmel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corp filed Critical Atmel Corp
Priority to US12/532,814 priority Critical patent/US8169241B2/en
Priority to PCT/IB2008/001387 priority patent/WO2009090448A2/fr
Publication of WO2009090448A2 publication Critical patent/WO2009090448A2/fr
Publication of WO2009090448A3 publication Critical patent/WO2009090448A3/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew

Definitions

  • Some embodiments pertain to circuitry for phase-aligning digital signals, including delay-line loops (DLLs) and phase-locked loops (PLLs). Some embodiments pertain to clock and data recovery circuitry for use in phase-aligning transitions in data received over a high-speed data link, such as a universal serial bus (USB).
  • DLLs delay-line loops
  • PLLs phase-locked loops
  • USB universal serial bus
  • Circuitry for generating a stable reference frequency as well as circuitry for phase-aligning digital signals conventionally uses a feedback loop that includes a phase comparator and charge pump.
  • the charge pump generates a current or other control signal based on a phase difference between two input signals.
  • One issue with these conventional circuits is that internal mismatches, parasitics and noise, among other things, may cause non-linearities and skew the output due to charge injection in the charge pump, particularly when the phase approaches zero.
  • FIG. IA is a block diagram of a delay-line loop (DLL) in accordance with some embodiments.
  • FIG. 1 B is a block diagram of a phase-locked loop (PLL) in accordance with some embodiments
  • FIG. 2 illustrates a proportional phase comparator and a charge pump in accordance with some embodiments
  • FIG. 3A illustrates the outputs of phase comparison circuitry when a feedback signal is later than a reference signal than in accordance with some embodiments
  • FIG. 3B illustrates the outputs of phase comparison circuitry when the feedback signal is earlier than the reference signal in accordance with some embodiments
  • FIG. 4A illustrates triangular-shaped output pulses of a proportional phase comparator and corresponding charge pump output current in accordance with some embodiments
  • FIG. 4B illustrates output pulses of a conventional proportional phase comparator and corresponding charge pump output current
  • FIG. 5 illustrates an integrated circuit including clock and data recovery circuitry in accordance with some embodiments.
  • FIG. IA is a block diagram of a delay-line loop (DLL) in accordance with some embodiments.
  • DLL 100 may be used to phase-align transitions between a reference signal and an input signal, which may be a delayed version of the reference signal.
  • DLL 100 includes proportional phase comparator 102, charge pump 104, loop filter 106, and delay line 108.
  • Proportional phase comparator 102 may generate triangular-shaped pulses for application to charge pump 104.
  • the generation of triangular-shaped pulses may reduce the amount of charge injection in charge pump 104 as well as reduce the slope of the output characteristic close to convergence of the phases of the input and reference signals. This is discussed in more detail below.
  • triangular-shaped pulses refers to pulses having a substantially triangular shape, which may include pulses having substantially linear or curved rising and/or falling edges.
  • Charge pump 104 provides output current 105 in response to the triangular-shaped pulses provided by proportional phase comparator 102.
  • Loop filter 106 may integrate the output of charge pump 104 to generate a control signal (e.g., a control voltage) for controlling the delay implemented by delay line 108.
  • Delay line 108 may be a voltage controlled delay line, although the scope of the embodiments is not limited in this respect.
  • delay line 108 may comprise a plurality of delay stages that may provide a plurality of corresponding phases. The phases may be used, for example, by clock and data recovery (CDR) circuitry, as discussed below.
  • CDR clock and data recovery
  • delay line 108 may include eight buffers controlled by the output voltage of charge pump 104, although the scope of the embodiments is not limited in this respect.
  • proportional phase comparator 102 may be configured to concurrently generate two opposite triangular-shaped pulses even when the phase difference between reference signal (fREF) and feedback signal (fF B ic) is at or near zero.
  • proportional phase comparator 102 may be configured to concurrently generate two opposite triangular-shaped pulses regardless of the phase difference between reference signal (f REF ) and feedback signal (fFBit)-
  • Charge pump 104 may generate output current 105 in relation to a ratio between the sizes of the opposite triangular-shaped pulses.
  • FIG. IB is a block diagram of a phase-locked loop (PLL) in accordance with some embodiments.
  • PLL 101 may be used to generate a stable reference frequency and may include proportional phase comparator 102, charge pump 104, loop filter 106, voltage-controlled oscillator (VCO) 1 10, and divide by circuitry 1 12.
  • proportional phase comparator 102 may be configured to generate triangular-shaped pulses to help reduce the amount of charge injection as well as to reduce the slope of the output characteristic of charge pump 104 close to convergence of an input and a reference signal.
  • the output frequency (F out ) of VCO 1 10 may be controlled by loop filter 106 and may be divided by divide by circuitry 1 12 and provided to proportional phase comparator 102 as feedback signal for comparison to reference signal (f RE F)- With the exception of proportional phase comparator 102 and charge pump 104, PLL 101 may operate similar to a conventional PLL.
  • FIG. 2 illustrates a proportional phase comparator and a charge pump in accordance with some embodiments.
  • Proportional phase comparator 200 may be suitable for use as proportional phase comparator 102 (FIG. IA and FIG. IB), although other proportional phase comparators may also be suitable.
  • proportional phase comparator 200 may comprise phase comparison circuitry 202 and integrator 204.
  • Integrator 204 may integrate substantially- rectangular pulses 203A and 203B generated by phase comparison circuitry 202 to provide corresponding triangular-shaped pulses 205A and 205B.
  • Phase comparison circuitry 202 may include logic circuitry 207 to generate substantially-rectangular pulses 203A and 203B based on a phase difference between reference signal (f REF ) 20 IA and feedback signal (f FBK ) 20 IB.
  • Logic circuitry 207 may include one or more flop-flops and other logic circuit elements, an example of which is shown in FIG. 2.
  • Triangular-shaped pulses 205 may comprise triangular-shaped pulses 205A, which may be referred to as charge-not (CHN) pulses.
  • Triangular-shaped pulses 205 may also comprise triangular-shaped pulses 205B, which may be referred to as de-charge (DECH) pulses.
  • CHN charge-not
  • DECH de-charge
  • integrator 204 may comprise capacitive element 204A coupled between an output of phase comparison circuitry 202 and ground. Integrator 204 may also comprise capacitive element 204B coupled between the other output of phase comparison circuitry 202 and ground, although the scope of the embodiments is not limited in this respect. In some embodiments, integrator 204 may comprise R-C circuitry that includes resistive elements as well as capacitive elements, although other types of integration circuitry for integrating pulses may also be used.
  • integrator 204 may be calibrated and its components may be selected so that sufficient amplitude is produced to generate a small charge or discharge current by charge pump 104. This may reduce the amount of charge injection in charge pump 104 as well as reduce the slope of the output characteristic of the charge pump close to convergence.
  • charge pump 104 may comprise a pair of metal-oxide semiconductor (MOS) transistors 214 operating as switched current sources. In these embodiments, because the charge-injection effect is reduced by the application of triangular-shaped pulses 205 to the transistors of charge pump 104, a special or complex charge pump circuitry is not required, as is the case in many conventional feedback loops.
  • FIG. 3 A illustrates outputs of phase comparison circuitry 202 (FIG. 2) when a feedback signal is later than a reference signal in accordance with some embodiments.
  • Feedback signal (f FB iO 20 IB is initially delayed with respect to reference signal (fREF) 20 IA.
  • the widths of pulses 203B become shorter as feedback signal (fFBit) 20 IB and reference signal (fREF) 20 IA become synchronized and converge due to the operation of a feedback loop, such as the loop within DLL 100 (FIG. IA) or PLL 101 (FIG. IB).
  • FIG. 3B illustrates outputs of phase comparison circuitry 202 (FIG.
  • Feedback signal (fF B ic) 20 IB is initially advanced with respect to reference signal (f REF ) 20 IA.
  • the width of pulses 203 A become shorter as feedback signal (fFBic) 20 IB and reference signal (fREF) 201 A become synchronized and converge due to the operation of a feedback loop, such as the loop within DLL 100 (FIG. IA).
  • a rising edge of reference signal (f R EF) 201A may cause a rising edge of pulse 203B and a falling edge of pulse 203A.
  • a rising edge of feedback signal (fFBit) 201 B may cause a falling edge of pulse 203B and a rising edge of pulse 203 A.
  • phase comparison circuitry 202 concurrently produces both "UP" control pulses 203A and "DN" control pulses 203B even when the phase difference between the reference and feedback signals is zero.
  • FIG. 4A illustrates triangular-shaped output pulses of a proportional phase comparator and corresponding charge pump output current in accordance with some embodiments.
  • Proportional phase comparator 200 (FIG. 2) generates two opposite triangular-shaped pulses 205 A and 205B.
  • proportional phase comparator 200 may be configured to generate triangular-shaped pulses 205A and 205B having sizes (e.g., width and height) proportional to widths of substantially-rectangular pulses 203A and 203B generated by phase comparison circuitry 202, as shown in FIGs. 3A and 3B.
  • the size of opposite triangular-shaped pulses 205A and 205B may vary in accordance with the phase difference between reference signal (f REF ) 20 IA and feedback signal (f ⁇ BK ) 20 IB (FIGs. 3 A and 3B).
  • triangular-shaped pulses 205A are smaller than triangular-shaped pulses 205B in region 417 when feedback signal (f FBK ) 20 IB is later than reference signal (fREF) 201 A.
  • Triangular-shaped pulses 205A are larger than triangular-shaped pulses 205B in region 419 when feedback signal (fF BK ) 201 B is earlier than the reference signal (fREF) 20 IA.
  • Triangular-shaped pulses 205 A become about the same size as triangular-shaped pulses 205B in region 415 when feedback signal (fF B K) 20 IB converges with reference signal (fRE F ) 20 IA.
  • proportional phase comparator 200 is configured to concurrently generate opposite triangular-shaped pulses 205A and 205B regardless of the phase difference between reference signal (fR EF ) 20 IA and feedback signal (f F ⁇ ic) 20 IB.
  • proportional phase comparator 200 may generate opposite triangular-shaped pulses 205A and 205B even when the phase difference between reference signal (fREF) 201 A and feedback signal (fFBic) 20 IB is substantially zero.
  • charge pump 104 (FIG. 2) may generate output current (I cp ) 105 in relation 403 to a ratio 402 between the size of opposite triangular-shaped pulses 205A and 205B.
  • the slope of relation 403 may decrease as the phase difference between reference signal 201 A and feedback signal 20 IB approaches zero, as shown in region 405.
  • the slope of relation 403 increases to a linear relation as the phase difference increases, as shown in regions 409 and 407.
  • the decreased slope close to convergence allows proportional phase comparator 200 to be less sensitive to phase noise.
  • the triangular-shaped pulses may provide charge pump 104 with sufficient amplitude to generate charge or discharge current thereby reducing charge injection in charge pump 104.
  • the decreased slope reduces jitter close to convergence and may increase the accuracy of the overall system by reducing any skew between the reference and feedback signals.
  • FIG. 4B illustrates output pulses of a conventional proportional phase comparator and corresponding charge pump output current.
  • a conventional proportional phase comparator provides square-wave outputs 450 from ground to supply proportional to the phase difference input signals.
  • Square-wave outputs 450 comprise two output pulses (e.g., an "UP” and a "DN" pulse) that are opposite and proportional to the phase difference.
  • Supplying these pulse outputs to a charge pump, such as charge pump 104 (FIGs. IA or 1 B) may cause the charge pump to produce positive or negative pulses of current charge or discharge even when the phase difference between the input signals is zero.
  • DN pulses are generated as full-swing signals resulting in charge injection in the charge-pump that can disturb the linearity of the process, particularly when the phase difference between the inputs is very small. Due to the application of these full-swing signals, parasitic capacitances in the charge pump transistors, among other things, may cause charge injection resulting in current spikes and/or overshoot within the feedback loop. This may also produce VCO jitter. As shown in FIG. 4B, output relation 451 of a conventional proportional phase comparator coupled with a charge pump is linear near convergence, as shown in region 455.
  • FIG. 5 illustrates an integrated circuit including clock and data recovery (CDR) circuitry in accordance with some embodiments.
  • Integrated circuit 500 may include, among other things, CDR circuitry 502 and differential receiver 512.
  • CDR circuitry 502 may comprise DLL 504, phase selector 506, and logic circuitry 508.
  • DLL 504 may be configured to generate a plurality of phases 505.
  • Phase selector 506 may select one of phases 505 based on received data signal 503 using phase-selection signal 507.
  • Logic circuitry 508 may generate recovered data signal 509 and recovered clock signal 511 from the selected phase and received data signal 503.
  • Logic circuitry 508 may include one or more flip-flops and a multiplexer (MUX), and example of which is illustrated in FIG. 5.
  • MUX multiplexer
  • DLL 100 may be suitable for use as DLL 504, although the scope of the embodiments is not limited in this respect.
  • DLL 504 may comprise a proportional phase comparator, such as proportional phase comparator 200 (FIG. 2), to generate triangular-shaped pulses for application to a charge pump, such as charge pump 104.
  • the triangular-shaped pulses may reduce an amount of charge injection in the charge pump, particularly when the DLL is close to convergence (e.g., phase alignment of the signals).
  • received data signal 503 may be generated by differential receiver 512 from a high-speed serial data stream received over a highspeed data link, such as a USB cable or other source, although the scope of the embodiments are not limited in this respect.
  • the high-speed serial data stream may be sent without an accompanying clock.
  • the clock may be regenerated from an approximate frequency reference and may be phase-aligned with the transitions in the data stream using DLL 504 as described above.
  • integrated circuit 500 and CDR circuitry 502 are illustrated as having several separate functional elements, one or more of the functional elements may be combined and may be implemented by combinations of software- configured elements, such as processing elements including digital signal processors (DSPs), and/or other hardware elements.
  • DSPs digital signal processors
  • some elements may comprise one or more microprocessors, DSPs, application specific integrated circuits (ASICs), radio-frequency integrated circuits (RFICs) and combinations of various hardware and logic circuitry for performing at least the functions described herein.
  • the functional elements of integrated circuit 500 and CDR circuitry 502 may refer to one or more processes operating on one or more processing elements.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

Des modes de réalisation de la présente invention portent sur un comparateur de phase proportionnel et sur un procédé pour aligner des signaux numériques. Dans certains modes de réalisation, des éléments de circuit pour aligner des signaux numériques comprennent un comparateur de phase proportionnel qui génère des impulsions de forme triangulaire pour une application à une pompe de charge. Les impulsions de forme triangulaire peuvent réduire une quantité d'injection de charge dans la pompe de charge à une quantité proche de la convergence.
PCT/IB2008/001387 2008-01-15 2008-01-15 Comparateur de phase proportionnel et procédé pour aligner en phase des signaux numériques Ceased WO2009090448A2 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US12/532,814 US8169241B2 (en) 2008-01-15 2008-01-15 Proportional phase comparator and method for phase-aligning digital signals
PCT/IB2008/001387 WO2009090448A2 (fr) 2008-01-15 2008-01-15 Comparateur de phase proportionnel et procédé pour aligner en phase des signaux numériques

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/IB2008/001387 WO2009090448A2 (fr) 2008-01-15 2008-01-15 Comparateur de phase proportionnel et procédé pour aligner en phase des signaux numériques

Publications (2)

Publication Number Publication Date
WO2009090448A2 true WO2009090448A2 (fr) 2009-07-23
WO2009090448A3 WO2009090448A3 (fr) 2009-12-30

Family

ID=40885701

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2008/001387 Ceased WO2009090448A2 (fr) 2008-01-15 2008-01-15 Comparateur de phase proportionnel et procédé pour aligner en phase des signaux numériques

Country Status (2)

Country Link
US (1) US8169241B2 (fr)
WO (1) WO2009090448A2 (fr)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8976799B1 (en) 2007-10-01 2015-03-10 Apple Inc. Converged computer I/O system and bridging mechanism for peer-to-peer communication
KR100915817B1 (ko) * 2007-10-09 2009-09-07 주식회사 하이닉스반도체 Ｄｌｌ 회로
KR101449229B1 (ko) 2010-06-30 2014-10-08 애플 인크. 액티브 케이블용 회로
US8327536B2 (en) 2010-06-30 2012-12-11 Apple Inc. Method of manufacturing high-speed connector inserts and cables
US9112310B2 (en) * 2010-06-30 2015-08-18 Apple Inc. Spark gap for high-speed cable connectors
US20120226774A1 (en) 2011-02-23 2012-09-06 Apple Inc. Display snooping
KR101950320B1 (ko) * 2012-06-29 2019-02-20 에스케이하이닉스 주식회사 위상 검출 회로 및 이를 이용한 동기 회로

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4169213A (en) 1978-06-01 1979-09-25 Santa Barbara Research Center Apparatus and method for ordering independent signals
US4426734A (en) 1982-02-26 1984-01-17 Rca Corporation Arrangement useful in a phase locked loop tuning control system for selectively applying an aft voltage in a manner to improve loop stability
US5267189A (en) 1991-09-30 1993-11-30 Wilke William G Rational fraction synthesizer
US5144254A (en) 1991-09-30 1992-09-01 Wilke William G Dual synthesizer including programmable counters which are controlled by means of calculated input controls
US5267182A (en) 1991-12-31 1993-11-30 Wilke William G Diophantine synthesizer
US5442315A (en) 1993-07-27 1995-08-15 International Business Machines Corporation Bit stream rate asynchronous digital phase-locked loop
AU1841895A (en) 1994-02-15 1995-08-29 Rambus Inc. Delay-locked loop
US5838180A (en) * 1996-09-12 1998-11-17 Lucent Technologies Inc. Low-voltage frequency synthesizer
US5811999A (en) * 1996-12-11 1998-09-22 Micro Linear Corporation Power converter having switching frequency phase locked to system clock
US6420916B1 (en) 1997-08-05 2002-07-16 Rockwell Collins, Inc. Phase locked loop filter utilizing a tuned filter
US5907253A (en) * 1997-11-24 1999-05-25 National Semiconductor Corporation Fractional-N phase-lock loop with delay line loop having self-calibrating fractional delay element
US6137995A (en) 1998-12-08 2000-10-24 Motorola, Inc. Circuit and method of generating a phase locked loop signal having an offset reference
WO2001017113A1 (fr) 1999-08-26 2001-03-08 Sanyo Electric Co., Ltd. Boucle a phase asservie
JP3356136B2 (ja) 1999-10-19 2002-12-09 日本電気株式会社 Ｐｌｌ回路
US6674772B1 (en) 1999-10-28 2004-01-06 Velio Communicaitons, Inc. Data communications circuit with multi-stage multiplexing
US6731908B2 (en) 2001-01-16 2004-05-04 Bluesoft, Inc. Distance measurement using half-duplex RF techniques
US7236757B2 (en) 2001-07-11 2007-06-26 Vativ Technologies, Inc. High-speed multi-channel communications transceiver with inter-channel interference filter
US7295623B2 (en) 2001-07-11 2007-11-13 Vativ Technologies, Inc. High-speed communications transceiver
WO2003013001A2 (fr) * 2001-07-27 2003-02-13 International Business Machines Corporation Systeme de recuperation de donnees d'horloge avec entree externe d'avance/de retard
EP1289150A1 (fr) * 2001-08-24 2003-03-05 STMicroelectronics S.r.l. Procédé de génération d'un signal de fréquence variable, par exemple pour étaler le spectre d'un signal d'horloge, et appareil correspondant
US7091795B1 (en) * 2001-10-09 2006-08-15 Zilog, Inc. Modulating ramp angle in a digital frequency locked loop
US6636122B2 (en) * 2001-10-09 2003-10-21 Zilog, Inc. Analog frequency locked loop with digital oversampling feedback control and filter
JP3660638B2 (ja) * 2002-03-27 2005-06-15 株式会社東芝 クロック抽出回路
KR100448707B1 (ko) 2002-08-20 2004-09-13 삼성전자주식회사 클럭 및 데이터 복원 회로 및 방법
JP4546716B2 (ja) * 2003-11-10 2010-09-15 シャープ株式会社 Ｐｌｌクロック信号生成回路
JP4578198B2 (ja) 2004-09-30 2010-11-10 株式会社リコー スイッチングレギュレータ
JP2006295343A (ja) * 2005-04-06 2006-10-26 Matsushita Electric Ind Co Ltd スイッチトキャパシタフィルタ及びフィードバックシステム
JP5134779B2 (ja) 2006-03-13 2013-01-30 ルネサスエレクトロニクス株式会社 遅延同期回路
US7336110B1 (en) * 2007-01-17 2008-02-26 Atmel Corporation Differential amplitude controlled sawtooth generator

Also Published As

Publication number Publication date
US20100085091A1 (en) 2010-04-08
US8169241B2 (en) 2012-05-01
WO2009090448A3 (fr) 2009-12-30

Similar Documents

Publication Publication Date Title
US7719329B1 (en) Phase-locked loop fast lock circuit and method
CN101133548B (zh) 多相重新调准电压控制振荡器和具有该振荡器的锁相回路
CN103460603B (zh) 经供电稳化的vco架构
CN101882928B (zh) 锁相环
US7940128B2 (en) High speed PLL clock multiplier
US8169241B2 (en) Proportional phase comparator and method for phase-aligning digital signals
US8058942B2 (en) Dual reference oscillator phase-lock loop
US20120319734A1 (en) System and method for reducing power consumption in a phased-locked loop circuit
JP5783584B2 (ja) 周波数オーバーシュートなしにスレーブ発振器をマスタ発振器にインジェクションロックすること
CN107078743B (zh) 用于时钟和数据恢复的电路布置和方法
WO2015113308A1 (fr) Étalonnage de pompe de charge pour circuit en boucle à phase verrouillée et double voie
US10530563B2 (en) Clock synchronization device
WO2021036274A1 (fr) Synthétiseur de fréquence à boucle à verrouillage de phase à retard nul basé sur une synchronisation à étages multiples
TWI743791B (zh) 多晶片系統、晶片與時脈同步方法
JP2002198808A (ja) Ｐｌｌ回路および光通信受信装置
US8866556B2 (en) Phase shift phase locked loop
JP4751932B2 (ja) 位相検出装置および位相同期装置
TW525346B (en) Phase-locked loop circuit outputting clock signal having fixed phase difference with respect to input clock signal
CN100512010C (zh) 能够消除偏移的锁相环系统
JP3617456B2 (ja) Ｐｌｌ回路および光通信受信装置
JP6513535B2 (ja) 自己注入位相同期回路
US10256827B2 (en) Reference-frequency-insensitive phase locked loop
US20070229175A1 (en) Phase lock loop circuit
JP2001136060A (ja) Ｐｌｌ回路
CN116865747A (zh) 锁相环的频率锁定控制方法、频率锁定电路及芯片

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08751076

Country of ref document: EP

Kind code of ref document: A2

WWE Wipo information: entry into national phase

Ref document number: 12532814

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08751076

Country of ref document: EP

Kind code of ref document: A2