WO2009114474A2 - Combination offset voltage and bias current auto-zero circuit - Google Patents

Combination offset voltage and bias current auto-zero circuit Download PDF

Info

Publication number
WO2009114474A2
WO2009114474A2 PCT/US2009/036544 US2009036544W WO2009114474A2 WO 2009114474 A2 WO2009114474 A2 WO 2009114474A2 US 2009036544 W US2009036544 W US 2009036544W WO 2009114474 A2 WO2009114474 A2 WO 2009114474A2
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
operational amplifier
input
phase
acquisition loop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2009/036544
Other languages
English (en)
French (fr)
Other versions
WO2009114474A3 (en
Inventor
Richard W. Randlett
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Exar Corp
Original Assignee
Exar Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Exar Corp filed Critical Exar Corp
Priority to EP09720874A priority Critical patent/EP2266202A4/de
Publication of WO2009114474A2 publication Critical patent/WO2009114474A2/en
Publication of WO2009114474A3 publication Critical patent/WO2009114474A3/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/04Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only
    • H03F3/08Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only controlled by light
    • H03F3/087Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only controlled by light with IC amplifier blocks
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45Differential amplifiers
    • H03F3/45071Differential amplifiers with semiconductor devices only
    • H03F3/45076Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45475Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2203/00Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45Indexing scheme relating to differential amplifiers
    • H03F2203/45136One differential amplifier in IC-block form being shown
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2203/00Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45Indexing scheme relating to differential amplifiers
    • H03F2203/45528Indexing scheme relating to differential amplifiers the FBC comprising one or more passive resistors and being coupled between the LC and the IC
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2203/00Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45Indexing scheme relating to differential amplifiers
    • H03F2203/45534Indexing scheme relating to differential amplifiers the FBC comprising multiple switches and being coupled between the LC and the IC
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F2203/00Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45Indexing scheme relating to differential amplifiers
    • H03F2203/45616Indexing scheme relating to differential amplifiers the IC comprising more than one switch, which are not cross coupled

Definitions

  • Photodiode-transimpedance amplifier combinations are used in a laser power control circuit for DVD applications.
  • the first order limitation to achieving high speed in combination with high precision in this circuit lies with the magnitude of the photodiode parasitic capacitance.
  • traditional circuits use the feedback resistor and diode capacitance time constant to set the dominant pole of the circuit. This time constant, divided by (1 + A VOL ) , where A VOL is the open loop gain of the amplifier, sets the bandwidth of the circuit. Note that the internal pole of the amplifier becomes the secondary pole.
  • this circuit has several limitations.
  • the open loop gain is limited by the need to have the secondary pole, contributed by the amplifier, out far enough in frequency so as to not contribute excessive phase shift in the closed-loop response, which leads to instability.
  • limited open-loop gain limits the maximum value of the transimpedance-setting resistor, RF, in the feedback if we are to achieve a given bandwidth.
  • CMFA current-mode-feedback amplifier
  • CFMA' s have inherently low open loop input impedance (looking into the emitters of a complementary NPN, PNP pair).
  • the secondary pole formed by the diode capacitance and the input resistance of the amplifier is an order of magnitude away from the required amplifier bandwidth and has no effect on circuit response.
  • the amplifier can be compensated internally by conventional means and the magnitude of the open loop gain A VOL , is not limited.
  • the CFMA approach has significant accuracy limitations. CFMA' s have extremely high input offset voltages and bias currents compared to voltage feedback amplifiers and this largely prevents their use in this application.
  • Figure 1 shows a diagram of a prior art photodiode transimpedance amplifier.
  • Figure 2 shows a diagram of a photodiode transimpedance amplifier circuit of one embodiment of the present invention.
  • one embodiment of the present invention is a circuit 200 comprising an operational amplifier 202; an input acquisition loop 204; and an output acquisition loop 206.
  • the output of the operational amplifier 202 can pass through the input acquisition loop 204 in a first phase and through the output acquisition loop 206 in a second phase.
  • the circuit 200 can compensate for the input offset voltage and bias current errors of the operational amplifier.
  • the operational amplifier 202 can be a CMFA amplifier, such as a transimpedance amplifier.
  • operational amplifier 202 can be an operational transimpedance amplifier (OTA).
  • OTA operational transimpedance amplifier
  • a voltage drop across a resistor, Rp 2 , in the output acquisition loop 206 can compensate for the input offset voltage of the operational amplifier.
  • Another resistor, Rvos can switched in across the inputs to the operational amplifier in the second phase.
  • the value of resister Rvos can be equal to the value of resister RF2-
  • a photodiode 208 can produce an input current to the circuit.
  • the photodiode can be used to detect information from an optical medium, such as an optical disk like a CD or DVD.
  • the output of the photodiode can be directed towards different inputs of the operational amplifier 202 in the first and second phase.
  • the circuit can compensate for both input offset voltage and bias current errors on any type of operational amplifier and enable a high degree of precision to be maintained over a wide range of operating conditions.
  • the operation of the circuit can be divided into two phases. Phase one being input acquisition and phase 2 being output acquisition.
  • the input acquisition and output acquisition loops 204 and 206 can include buffers 210 and 212 as well as sampling capacitors 214 and 216. Buffers 210 and 212 can be simple source followers with Class AB output stages for drive capability.
  • the first phase can be an Input Signal Acquisition phase. In the first phase, switches Sl, S3, S6 can be closed such that current can pass through them. Switches S2, S4, S5 can be open such that current is blocked from passing through them.
  • the input acquisition loop 204 is closed around the operational amplifier 202 and buffer 210. Summing the currents at the input to operation amplifier 202 we have:
  • the second phase is an Output Signal Acquisition phase.
  • Switches Sl, S3, S6 are open.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)
PCT/US2009/036544 2008-03-13 2009-03-09 Combination offset voltage and bias current auto-zero circuit Ceased WO2009114474A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP09720874A EP2266202A4 (de) 2008-03-13 2009-03-09 Kombinierte offsetspannung- und vorstrom-selbstnullungsschaltung

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US3635708P 2008-03-13 2008-03-13
US61/036,357 2008-03-13
US12/127,912 US7760015B2 (en) 2008-03-13 2008-05-28 Combination offset voltage and bias current auto-zero circuit
US12/127,912 2008-05-28

Publications (2)

Publication Number Publication Date
WO2009114474A2 true WO2009114474A2 (en) 2009-09-17
WO2009114474A3 WO2009114474A3 (en) 2010-01-07

Family

ID=41062366

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2009/036544 Ceased WO2009114474A2 (en) 2008-03-13 2009-03-09 Combination offset voltage and bias current auto-zero circuit

Country Status (4)

Country Link
US (1) US7760015B2 (de)
EP (1) EP2266202A4 (de)
TW (1) TW200945767A (de)
WO (1) WO2009114474A2 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BR112013021363B1 (pt) 2011-02-24 2020-11-03 Crane Electronics, Inc conversor de energia para emitir tensão de corrente contínua e método para emitir a mesma
US8866551B2 (en) * 2012-09-10 2014-10-21 Crane Electronics, Inc. Impedance compensation for operational amplifiers used in variable environments
US9831768B2 (en) 2014-07-17 2017-11-28 Crane Electronics, Inc. Dynamic maneuvering configuration for multiple control modes in a unified servo system
US9780635B1 (en) 2016-06-10 2017-10-03 Crane Electronics, Inc. Dynamic sharing average current mode control for active-reset and self-driven synchronous rectification for power converters
US9742183B1 (en) 2016-12-09 2017-08-22 Crane Electronics, Inc. Proactively operational over-voltage protection circuit
US9735566B1 (en) 2016-12-12 2017-08-15 Crane Electronics, Inc. Proactively operational over-voltage protection circuit
US9979285B1 (en) 2017-10-17 2018-05-22 Crane Electronics, Inc. Radiation tolerant, analog latch peak current mode control for power converters
US10425080B1 (en) 2018-11-06 2019-09-24 Crane Electronics, Inc. Magnetic peak current mode control for radiation tolerant active driven synchronous power converters
KR102600685B1 (ko) 2019-02-15 2023-11-10 삼성전자주식회사 오토 제로잉 동작에 기초하여 전압을 보상하기 위한 전자 회로
CN111245427B (zh) * 2020-01-14 2021-03-30 武汉大数据产业发展有限公司 一种大数据实时监控系统

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4430622A (en) 1981-11-19 1984-02-07 Gte Laboratories Incorporated Offset correction circuit
JPS58111509A (ja) 1981-12-25 1983-07-02 Hitachi Ltd 帰還増幅回路
GB2210744B (en) 1987-10-05 1992-01-29 Marconi Instruments Ltd Offset voltage nulling circuit
EP0706260B1 (de) 1994-10-07 2002-01-16 STMicroelectronics S.r.l. Brückenverstärker mit hohem Wirkungsgrad
US5786729A (en) 1995-09-21 1998-07-28 Burr-Brown Corporation Stable bias current circuit for operational amplifier
US6084478A (en) 1998-08-20 2000-07-04 Vitesse Semiconductor Corp. Transimpedance amplifier with automatic gain control
US6339363B1 (en) * 2000-12-04 2002-01-15 Pixel Devices International Low FPN high gain capacitive transimpedance amplifier for use with capacitive sensors
JP3844699B2 (ja) 2001-02-19 2006-11-15 イノテック株式会社 可変利得アンプ
US6617838B1 (en) * 2001-09-11 2003-09-09 Analog Devices, Inc. Current measurement circuit
US6753801B2 (en) * 2002-08-23 2004-06-22 Micron Technology, Inc. Fully differential reference driver for pipeline analog to digital converter
US7358802B2 (en) 2005-12-07 2008-04-15 Agere Systems Inc. Multi-phase techniques for tuning and/or measuring operations of an amplifier
JP4680815B2 (ja) 2006-03-31 2011-05-11 パナソニック株式会社 増幅回路および光ピックアップ
TWI331442B (en) * 2007-04-23 2010-10-01 Novatek Microelectronics Corp Amplifier device capable of reducing offset voltage

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP2266202A4

Also Published As

Publication number Publication date
US20090231029A1 (en) 2009-09-17
EP2266202A2 (de) 2010-12-29
WO2009114474A3 (en) 2010-01-07
TW200945767A (en) 2009-11-01
EP2266202A4 (de) 2012-02-29
US7760015B2 (en) 2010-07-20

Similar Documents

Publication Publication Date Title
US7760015B2 (en) Combination offset voltage and bias current auto-zero circuit
TWI418802B (zh) 用於儀表系統之綜合前端
JP2574953B2 (ja) 磁気抵抗素子の信号増幅兼短絡保護回路
US6498530B1 (en) Auto-zeroed ping-pong amplifier with low transient switching
EP0320471B1 (de) Gleichtaktmessung und -regelung in Ketten von symmetrischen Verstärkern
WO2014118347A1 (en) Improved efficiency for linear amplifier of envelope tracking modulator
CN113765489A (zh) 具有多个输入偏移的跟踪的斩波放大器
CN104904117B (zh) 高频放大电路
US6819170B1 (en) Apparatus for sensing differential voltages with high common-mode levels
US6160446A (en) Balanced differential amplifier without common-mode feedback circuit
JP4884018B2 (ja) 増幅装置、および光ディスクドライブ装置
WO2022049888A1 (ja) 半導体回路
US8963637B2 (en) Semiconductor device and communication device
US20120229213A1 (en) Amplifying device
US20140104001A1 (en) Amplifier circuit
US20240364281A1 (en) Class d-h preamplifier and cascoded high-voltage amplifier
US11146218B2 (en) Amplification circuit
KR102234881B1 (ko) 클래스 ab 증폭기에 대한 출력 스테이지
US9722545B2 (en) Emphasis circuit
JP5565727B2 (ja) 歪補償回路
US11973476B2 (en) Chopper amplifiers with low intermodulation distortion
EP4089914A1 (de) Instant-rf-überspannungsschutzelement
JP2004104269A (ja) 信号切替器及び同信号切替器を備えた可変利得増幅器
US7106132B1 (en) Feed-forward operational amplifiers and methods of using the same
US7253689B2 (en) Low distortion amplifier

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09720874

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2009720874

Country of ref document: EP