WO2010143848A2 - Générateur de signal de lampe utilisant un mode de non commutation, et capteur d'image comprenant celui-ci - Google Patents

Générateur de signal de lampe utilisant un mode de non commutation, et capteur d'image comprenant celui-ci Download PDF

Info

Publication number
WO2010143848A2
WO2010143848A2 PCT/KR2010/003631 KR2010003631W WO2010143848A2 WO 2010143848 A2 WO2010143848 A2 WO 2010143848A2 KR 2010003631 W KR2010003631 W KR 2010003631W WO 2010143848 A2 WO2010143848 A2 WO 2010143848A2
Authority
WO
WIPO (PCT)
Prior art keywords
current
signal
capacitive element
unit
lamp signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/KR2010/003631
Other languages
English (en)
Korean (ko)
Other versions
WO2010143848A3 (fr
WO2010143848A8 (fr
Inventor
정태송
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ZEE ANN CO Ltd
Original Assignee
ZEE ANN CO Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ZEE ANN CO Ltd filed Critical ZEE ANN CO Ltd
Publication of WO2010143848A2 publication Critical patent/WO2010143848A2/fr
Publication of WO2010143848A3 publication Critical patent/WO2010143848A3/fr
Publication of WO2010143848A8 publication Critical patent/WO2010143848A8/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K4/00—Generating pulses having essentially a finite slope or stepped portions
    • H03K4/06—Generating pulses having essentially a finite slope or stepped portions having triangular shape
    • H03K4/08—Generating pulses having essentially a finite slope or stepped portions having triangular shape having sawtooth shape
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/60—Noise processing, e.g. detecting, correcting, reducing or removing noise
    • H04N25/618—Noise processing, e.g. detecting, correcting, reducing or removing noise for random or high-frequency noise
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
    • H04N25/78—Readout circuits for addressed sensors, e.g. output amplifiers or A/D converters

Definitions

  • the present invention relates to a ramp signal generator for generating a ramp signal for analog-to-digital conversion and an image sensor comprising the same.
  • image sensors formed by arranging a plurality of unit components (for example, pixels) that are sensitive to incident light in a line or matrix form are used in various fields. .
  • an image sensor of a CCD (Charge Coupled Device) type, a metal oxide semiconductor (MOS) type, or a complementary metal-oxide semiconductor (CMOS) type that detects incident light is used. They read the amount of incident light converted by the unit component (pixel) into an electric signal as an electric signal.
  • CCD Charge Coupled Device
  • MOS metal oxide semiconductor
  • CMOS complementary metal-oxide semiconductor
  • Such an image sensor for example a CMOS image sensor, is a single tilt analog-to-digital converter (Analog / Digital Converter, hereinafter referred to as " ADC ") to read an analog electrical signal (photoelectric conversion signal) generated according to the light intensity. I'm using.
  • the single slope ADC includes a ramp signal generator for generating a signal of a ramp waveform (hereinafter referred to as a “lamp signal”) as a reference signal for comparison with a photoelectric conversion signal.
  • the conventional lamp signal generator is generally implemented by a method using a resistor DAC (Digital / Analog Converter) or a current steering DAC.
  • a resistor DAC Digital / Analog Converter
  • a current steering DAC outputs a digital signal input as an analog signal by a switching operation by a clock pulse.
  • the conventional lamp signal generator has a problem of generating a lamp signal including switching noise according to the switching operation.
  • the technical problem to be solved by an embodiment of the present invention is to provide a non-switching lamp signal generator and an image sensor using the same to solve the switching noise generation.
  • an embodiment of the present invention is to provide a lamp signal generator and an image sensor for adjusting the slope of the lamp signal using the current mode and / or voltage mode to control the gain of the image sensor.
  • the lamp signal generator for generating a ramp signal for analog-to-digital conversion, the reference power setting unit for setting a reference power; And a lamp signal generator for discharging the capacitive element after charging the prepared capacitive element using the reference power source and outputting a signal indicating a discharge trend of the charge as the lamp signal.
  • the reference power setting unit may include a reference current supply unit supplying a reference current; And a reference voltage setting unit configured to set a reference voltage according to the reference current as the reference power source.
  • the reference voltage setting unit may include a resistor unit connected to the reference current supply unit; And a buffer connected to the reference current supply unit and the resistor unit to receive a voltage applied across the resistor unit, and output the input voltage as the reference voltage.
  • the reference current supply unit may be a bandgap circuit
  • the resistor unit may be set to a resistor having the same process characteristics as that of the PTAT circuit of the bandgap circuit.
  • the lamp signal generation unit may include the capacitive element charged using the reference power source; And a current source for discharging the charge charged in the capacitive element, and the lamp signal may indicate a discharge trend of the charge while the charge is discharged.
  • the lamp signal generation unit comprises: a first switch to determine whether a short circuit between the reference power setting unit and the capacitive element; And a second switch to determine whether the charge is discharged.
  • the supply current amount of the current source may be variable, and the change trend of the lamp signal may vary as the supply current amount of the current source is changed.
  • the current source is a fixed current source for supplying a constant amount of current; And it may include a current mirror circuit for varying the amount of current input from the fixed current source.
  • the ramp signal generator may include a voltage mode gain control unit configured to control an amount of change of the ramp signal over time using a non-inverting OP-Amp having an input terminal connected to one end of the capacitive element. It may further include. In this case, the ramp signal generator may further include a buffer positioned between the ramp signal generator and the voltage mode gain controller so that the operation of the voltage mode gain controller does not change the waveform of the ramp signal.
  • the lamp signal generator may further include a filter connected to an input terminal of the voltage mode gain controller output terminal and removing noise of the lamp signal by using a transconductance amplifier and a capacitor.
  • an image sensor includes a pixel array for converting the incident light into an electrical signal;
  • a reference current supply unit for supplying a reference current, a reference voltage setting unit for setting a reference voltage according to the supplied reference current, a capacitive element connected to the reference voltage setting unit, and the set reference voltage applied to both ends to charge
  • a current source connected to the reference voltage setting unit and the capacitive element to discharge a charge charged in the capacitive element to output a lamp signal.
  • a comparator receiving the pixel signal and the ramp signal and comparing the two input signals to output a comparison signal;
  • a counter for counting the input clock signal;
  • a latch for receiving the comparison signal and storing and outputting a counter value of the counter according to the comparison signal.
  • the current source may be set in a variable amount of supply current, and the change amount with respect to the time of the lamp signal may vary according to the variable setting of the amount of supply current in the current source.
  • the present invention has an advantage of generating a switching signal in a non-switching manner, thereby eliminating switching noise.
  • the present invention also has the advantage of overcoming the limitation of limitation of chip area and the improvement of the analog / digital converter (ADC) resolution of the image sensor by selectively or combining the current mode gain control and the voltage mode gain control.
  • ADC analog / digital converter
  • FIG. 1 is a schematic structural diagram of an image sensor according to an embodiment of the present invention.
  • FIG. 2 is a block diagram of a lamp signal generator according to an embodiment of the present invention.
  • FIG 3 is an exemplary view of a ramp signal according to an embodiment of the present invention.
  • FIG. 4 is a circuit diagram of a current mode gain control unit according to an embodiment of the present invention.
  • FIG. 5 is a circuit diagram of a voltage mode gain control unit according to an embodiment of the present invention.
  • FIG. 6 is an exemplary diagram illustrating tilt adjustment of a ramp signal according to an embodiment of the present invention.
  • comparator 140 latch
  • reference current supply unit 220 reference voltage setting unit
  • first switch 240 current mode gain control unit
  • non-inverting voltage amplifier 530 filtering unit
  • ordinal numbers such as second and first
  • first and second components may be used to describe various components, but the components are not limited by the terms. The terms are used only for the purpose of distinguishing one component from another.
  • second component may be referred to as the first component, and similarly, the first component may also be referred to as the second component.
  • the present invention relates to a lamp signal generator 120 for generating a lamp signal in a non-switching manner and an image sensor using the same.
  • the image sensor may include a CCD, a MOS, and a CMOS, but for convenience of understanding and description, the CMOS image sensor is described as a representative example, but is not limited thereto. Including all image sensors using).
  • an image sensor may include a pixel array 110, a ramp signal generator 120, a comparator 130, a latch 140, a counter 150, and a timing controller 160. It includes.
  • the image sensor of the present invention converts the accumulated charges into electric signals according to the light incident on the pixel array 110.
  • the image sensor compares and reads the converted electrical signal and the reference signal (lamp signal).
  • the pixel array 110 consists of a two-dimensional array of a plurality of pixels that receive light and convert it into an electrical signal.
  • the electrical signal output from the pixel is transmitted to the input of the comparator 130 described later.
  • the ramp signal generator 120 generates and outputs a ramp signal.
  • the ramp signal is a signal of a ramp waveform (for example, the waveform of FIG. 3), and means a signal of a waveform which decreases (or increases) with a single slope.
  • the lamp signal generator 120 of the present invention generates a lamp signal in a non-switching manner. Therefore, the lamp signal generator 120 of the present invention has an advantage that can fundamentally solve the switching noise problem.
  • Ramp signal generator 120 of the present invention unlike the conventional resistance DAC or current steering DAC, generates a ramp signal that is constantly reduced with time by the capacitive element 242 and the current source in a non-switching manner.
  • the comparator 130 receives a ramp signal and a pixel signal.
  • the comparator 130 outputs a comparison signal according to a comparison result between the two input signals.
  • the comparator 130 may compare an input pixel signal with a ramp signal, and output an instantaneous inversion logic value (a comparison signal, for example, changing from Logic0 to Logic1) when the ramp signal is lower than the pixel signal. .
  • a comparison signal for example, changing from Logic0 to Logic1
  • the counter 150 starts counting the clock signal at the moment when the comparator 130 starts the comparison, and the latch 140 at the time when the comparator 130 outputs the inverted logic value (comparison signal). Store and output the count value.
  • the ramp signal generator 120, the comparator 130, the counter 150, and the latch 140, as described above, are components of a single slope ADC, and convert the analog signal into a digital signal through the above-described operation.
  • the timing controller 160 performs a control function for sequentially reading pixel signals according to light incident on the pixel array 110.
  • timing controller 160 may include a vertical / horizontal scan circuit and a timing pulse providing circuit.
  • FIG. 2 is a block diagram of a lamp signal generator 120 according to an embodiment of the present invention.
  • the lamp signal generator 120 includes a reference current supply unit 210, a reference voltage setting unit 220, a first switch 230, and a current mode gain control unit 240.
  • the voltage mode gain controller 250 may be included.
  • the reference power setting unit includes a reference current supply unit 210 and a reference voltage setting unit 220
  • the lamp signal generation unit includes a first switch 230, a current mode gain control unit 240, and a voltage mode.
  • the profit control unit 250 is made.
  • the reference voltage setting unit 220 includes a resistor unit 222 and a buffer 224
  • the current mode gain control unit 240 may include a capacitive element ( 242, second switch 244 and current source 246.
  • the reference current supply unit 210 supplies a predetermined reference current to the reference voltage setting unit 220.
  • the reference current supply unit 210 may be implemented as a bandgap circuit.
  • the bandgap circuit is a circuit for outputting a predetermined reference current (or reference voltage), and the bandgap circuit is for reducing the influence of temperature (absolute temperature) change in order to output the reference current (or reference voltage) constantly. It includes a Proportional To Absolute Temperature (PTAT) circuit.
  • PTAT Proportional To Absolute Temperature
  • the reference voltage setting unit 220 sets the reference voltage according to the reference current input from the reference current supply unit 210.
  • the reference voltage setting unit 220 includes a resistor 222 connected to an output terminal of the bandgap circuit, a bandgap circuit, and a buffer 224 connected to the resistor 222. can do.
  • the resistor unit 222 may be set to a resistor having the same process characteristics as those of the above-described PTAT circuit in the bandgap circuit.
  • the reference voltage setting unit 220 has an advantage of setting a stable voltage against process and temperature changes.
  • the reference voltage is generated at both ends of the resistor unit 222 by the reference current, and the generated reference voltage is an input voltage of the buffer 224.
  • the buffer 224 performs a function of maintaining the reference voltage so that it can be applied to both ends of the capacitive element 242 which will be described later.
  • the voltage (ie, the reference voltage) of the buffer 224 is capacitive. It is applied to both ends of the element 242.
  • the capacitive element 242 is charged with charge according to the applied reference voltage. That is, as the first switch 230 is closed, the capacitive element 242 charges a charge corresponding to the reference voltage.
  • the capacitive element 242 and the current source 246 are connected, and the capacitive element 242 is connected by the current source 246. Discharge the charged charge.
  • the applied voltage (initial reference voltage) across the capacitive element 242 is constantly reduced to show a ramp shape with a constant slope.
  • the ramp signal is a signal that changes in proportion to the amount of charge remaining in the capacitive element.
  • the ramp signal is generated while the capacitive element 242 is discharged by the current source 246 so that the reference voltage is constantly reduced.
  • the reference voltage is set at both ends of the resistor unit 222, and the reference voltage set at the closing of the first switch 230 is applied to both ends of the capacitive element 242, thereby providing capacitive characteristics.
  • Charge is charged to element 242.
  • the first switch 230 is opened and the second switch 244 is closed, charges charged in the capacitive element 242 by the current source 246 are discharged to generate a lamp signal.
  • the current mode gain control unit 240 including the capacitive element 242 and the current source 246 may vary the supply current amount of the current source 246, thereby inclining the ramp signal (that is, gain ( This is because Gain)) can be adjusted.
  • FIG 3 is an exemplary diagram of a lamp signal according to an embodiment of the present invention.
  • a ramp signal according to an embodiment of the present invention is a voltage signal having a constant slope with respect to time and decreasing.
  • the ramp signal maintains the reference voltage until the time t1, and decreases with a constant slope from the time t1 to the time t2.
  • the ramp signal is, for example, a voltage signal that stops decreasing and remains constant after t2 at the end of the 1024 clock cycles for a 10-bit single slope ADC.
  • the amplitude Vramp of the ramp signal is the difference between the maximum reference voltage Vrefp and the voltage at which the reduction stops (Vrefn, the minimum value that can be reached during 1024 clock cycles).
  • T is an operation period of the ramp waveform generator and is determined by the resolution of the ADC (including the lamp signal generator 120, the comparator 130, and the like).
  • T becomes a value obtained by multiplying the clock period by 1024, as shown in Equation 2 below.
  • the ramp signal V (t) over time may be expressed by Equation 3 below.
  • FIG. 4 and 5 are circuit diagrams of the current mode gain control unit 240 and the voltage mode gain control unit 250 according to an embodiment of the present invention.
  • FIG. 4 is an embodiment of the current mode gain control unit 240 that controls the slope (gain) of the ramp signal by varying the amount of current of the current source 246 using the current mirror 420
  • FIG. 5 is a non-inverting voltage.
  • An embodiment of the voltage mode gain control unit 250 that controls the slope (gain) of a ramp signal using an amplifier 520 (Non-inverting OP-Amp).
  • CMOS parallel image sensors adjust gain by adjusting a slope of a ramp signal.
  • the output value range of each photo cell may have a significantly smaller value than the amplitude of the ramp signal Vramp.
  • the ramp signal is used (analog-to-digital conversion process), resulting in lower resolution of the ADC.
  • the image sensor does not have good image quality and outputs a dark image.
  • the ramp signal generator 120 needs to adjust the slope of the ramp signal.
  • the lamp signal generator 120 of the present invention is capable of adjusting both the current mode gain control, the voltage mode gain control, and the gain through the combination of the current / voltage mode. First, the current mode gain adjustment will be described with reference to FIG. 4.
  • the lamp signal generator 120 may adjust the gain of the lamp signal by adjusting the supply current amount of the current source 246 using the current mirror 420.
  • the lamp signal generator 120 is configured such that the charge charged in the capacitive element 242 is discharged in accordance with the connection of the current source 246 (close of the second switch 244). Generate a signal.
  • the ramp signal generator 120 may adjust the gain of the ramp signal by varying the amount of current supplied from the current source 246.
  • the variable current source 246 may include a fixed current source 410 (a non-variable current supply) and a current mirror 420 using a plurality of transistors.
  • the plurality of transistors apply a predetermined control signal (for example, a clock pulse of 5 bits) so that the on / off is controlled. Therefore, the ramp signal generator 120 may set the supply current amount I of the variable current source 246 using the input control signal (clock pulse).
  • a predetermined control signal for example, a clock pulse of 5 bits
  • the current mode gain control method using the variable current source 246 has its limitations.
  • the gain of the ramp signal is increased by 32 times, the amount of current I of the current source 246 is reduced by 1/32 times. This can be seen through Equation 4 below.
  • the present invention further proposes voltage mode gain control as well as current mode gain control.
  • the ramp signal generator 120 may set the gain of the current mode gain control unit 240 to 4 times (Gc) and the gain of the voltage mode to 8 (Gv) times. This may be expressed as Equation 5 below.
  • the voltage mode gain controller 250 may adjust the gain of the ramp signal by using the non-inverting voltage amplifier 520.
  • the voltage mode gain control unit 250 which is an embodiment of the present invention, includes a plurality of buffer amplifiers 510 and B2 for maintaining a constant output voltage (lamp signal) from the capacitive element 242. May include resistors and an amplifier (OP-Amp).
  • the buffer amplifier 510 serves to prevent the waveform of the ramp signal from being changed due to the operation of the voltage mode gain control unit.
  • the voltage amplification gain Gv is determined according to the resistance values of the plurality of resistors by Equation 6 below.
  • the gain of the ramp signal can be adjusted.
  • the lamp signal generator 120 of the present invention may adjust the gain of the lamp signal by using the current mode and the voltage mode, respectively, or adjust the gain of the lamp signal through a combination of the two modes.
  • the lamp signal generator 120 of the present invention has an advantage of designing the lamp signal generator 120 and the image sensor that are optimal for use considering the chip area limitation and considering the performance and the price.
  • the lamp signal generator 120 of the present invention may further include a filter unit 530 at the output terminal of the voltage gain control unit to remove noise generated in various forms.
  • the filtering unit 530 is a transconductance amplifier (A1) connected to the output terminal of the voltage gain control unit 532 and the correction capacitive element 534, one end of which is connected to the output terminal of the transconductance amplifier 532, C2) may be further included.
  • the filtering unit 530 finally removes and outputs the noise included in the ramp signal.
  • FIG. 6 is a diagram illustrating gain control of a ramp signal according to an embodiment of the present invention. Referring to FIG. 6, it can be seen that the slope of the ramp signal is adjusted according to the overall gain of the ramp signal generator 120.
  • the ramp signal 1 610, the ramp signal 2 620, and the ramp signal 3 630 each have a slope (gain) according to the operation of the current mode gain control unit 240 and / or the voltage mode gain control unit 250 described above. To be controlled.
  • a ramp slope of the ramp signal, a capacitance value C1 of the capacitive element 242, and a supply current value of the current source 246 ( I) the relationship between the amplitude of the ramp signal (Vramp), the ramp signal period (T) and the gain (Gt) of the ramp waveform generator is shown in [Equation 7], [Equation 8] and [Equation 9] below. same.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

La présente invention concerne un générateur de signal de lampe utilisant un mode de non commutation, et un capteur d'image comprenant celui-ci. Un générateur de signal de lampe est décrit dans un aspect de l'invention. Dans un mode de réalisation, le générateur de signal de lampe, qui émet un signal de lampe pour conversion analogique-numérique, comprend: un module de réglage de puissance de référence qui règle une puissance de référence; et un module d'émission de signal de lampe qui charge un élément capacitif préparé au moyen d'une tension de référence, décharge l'élément capacitif, et produit un signal indiquant la progression de la décharge en tant que signal de lampe. Le générateur de signal de lampe de l'invention présente l'avantage d'émettre le signal de lampe en mode non commutation, ce qui élimine radicalement le bruit de commutation.
PCT/KR2010/003631 2009-06-08 2010-06-07 Générateur de signal de lampe utilisant un mode de non commutation, et capteur d'image comprenant celui-ci Ceased WO2010143848A2 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020090050465A KR20100131729A (ko) 2009-06-08 2009-06-08 비스위칭 방식을 이용하는 램프 신호 발생기 및 이를 포함하는 이미지 센서
KR10-2009-0050465 2009-06-08

Publications (3)

Publication Number Publication Date
WO2010143848A2 true WO2010143848A2 (fr) 2010-12-16
WO2010143848A3 WO2010143848A3 (fr) 2011-03-03
WO2010143848A8 WO2010143848A8 (fr) 2011-04-28

Family

ID=43309340

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2010/003631 Ceased WO2010143848A2 (fr) 2009-06-08 2010-06-07 Générateur de signal de lampe utilisant un mode de non commutation, et capteur d'image comprenant celui-ci

Country Status (2)

Country Link
KR (1) KR20100131729A (fr)
WO (1) WO2010143848A2 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20160114464A (ko) * 2015-03-24 2016-10-05 현대아이에이치엘 주식회사 차량 램프의 전류 제어 장치
KR102507628B1 (ko) * 2018-04-24 2023-03-09 에스케이하이닉스 주식회사 램프 신호 발생 장치 및 그를 이용한 씨모스 이미지 센서
KR102164755B1 (ko) * 2019-09-17 2020-10-14 관악아날로그 주식회사 전류 구동 디지털 아날로그 변환기

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5321404A (en) * 1993-02-18 1994-06-14 Analog Devices, Inc. Ripsaw analog-to-digital converter and method
US7230561B2 (en) * 2005-01-27 2007-06-12 Micron Technology, Inc. Programmable integrating ramp generator and method of operating the same
KR100901694B1 (ko) * 2006-12-08 2009-06-08 한국전자통신연구원 전류모드 이중 적분형 변환장치
JP4340296B2 (ja) * 2007-01-30 2009-10-07 シャープ株式会社 Ａ／ｄ変換器
JP2009049681A (ja) * 2007-08-20 2009-03-05 Yokogawa Electric Corp スキュー調整回路

Also Published As

Publication number Publication date
WO2010143848A3 (fr) 2011-03-03
WO2010143848A8 (fr) 2011-04-28
KR20100131729A (ko) 2010-12-16

Similar Documents

Publication Publication Date Title
US6965407B2 (en) Image sensor ADC and CDS per column
US11019293B2 (en) Photoelectric conversion element, image reading device, image forming apparatus, and signal control method
US9083906B2 (en) A/D converter and solid-state imaging apparatus with offset voltage correction
KR100619127B1 (ko) 램프 파형 발생 회로, 아날로그/디지털 변환 회로, 촬상장치, 촬상 장치의 제어 방법
EP2071831B1 (fr) Dispositif d'imagerie à semi-conducteur, procédé d'entraînement de dispositif d'imagerie à semi-conducteur et dispositif d'imagerie
US9769411B2 (en) Solid-state image pickup device and method for driving the same in solid-state imaging pickup device and method for driving the same in a number of modes
US7321329B2 (en) Analog-to-digital converter and semiconductor device
US8692920B2 (en) Solid-state imaging apparatus, A/D converter, and control method thereof
KR101590643B1 (ko) 디지털-아날로그 변환 회로, 고체 촬상 소자 및 촬상 장치
US7518646B2 (en) Image sensor ADC and CDS per column
WO2013100686A1 (fr) Circuit de détection de tension de seuil pour un dispositif d'affichage à diodes électroluminescentes organiques
US8582008B2 (en) Fast-settling line driver design for high resolution video IR and visible images
JP3798462B2 (ja) 固体撮像装置
WO2018151498A1 (fr) Procédé d'excitation de pixels et capteur d'image cmos associé
WO2010143848A2 (fr) Générateur de signal de lampe utilisant un mode de non commutation, et capteur d'image comprenant celui-ci
WO2011016657A2 (fr) Générateur de signal de lampe faisant intervenir une fonction de correction de signal de lampe, et capteur d'image le comprenant
WO2012074287A2 (fr) Convertisseur analogique-numérique (can) pour éliminer un bruit de motif fixe de colonne (c-fpn) et capteur d'image cmos le comprenant
US7872676B2 (en) Methods, systems, and devices for offset compensation in CMOC imagers
KR101471467B1 (ko) 노이즈를 제거할 수 있는 아날로그 디지털 변환 장치,이미지 촬상 장치, 및 이미지 촬상 장치의 신호 처리 방법
KR20090117192A (ko) 외부로부터 유입된 노이즈 성분을 제거할 수 있는아날로그-디지털 변환 장치, 및 상기 아날로그-디지털 변환장치를 구비하는 이미지 촬상 장치
CN114845074A (zh) 模数转换电路、图像感测装置及其操作方法
WO2013042918A1 (fr) Can de structure à étages multiples utilisant une pluralité de signaux en rampe, et procédé de conversion analogique-numérique l'utilisant
US7630103B2 (en) Image reading apparatus and image forming apparatus
CN105554421B (zh) 一种全局像元非线性补偿结构
Reynolds et al. An integrated 12 bit analog front end for CCD based image processing applications

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10786331

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 10786331

Country of ref document: EP

Kind code of ref document: A2