WO2013042976A2 - 유에스비 주변 장치 및 그의 송신 전력 감소 방법 - Google Patents
유에스비 주변 장치 및 그의 송신 전력 감소 방법 Download PDFInfo
- Publication number
- WO2013042976A2 WO2013042976A2 PCT/KR2012/007579 KR2012007579W WO2013042976A2 WO 2013042976 A2 WO2013042976 A2 WO 2013042976A2 KR 2012007579 W KR2012007579 W KR 2012007579W WO 2013042976 A2 WO2013042976 A2 WO 2013042976A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- usb
- peripheral device
- resistance value
- transmission
- mode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/325—Power saving in peripheral device
- G06F1/3253—Power saving in bus
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3051—Monitoring arrangements for monitoring the configuration of the computing system or of the computing system component, e.g. monitoring the presence of processing resources, peripherals, I/O links, software programs
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
- G06F13/4086—Bus impedance matching, e.g. termination
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/38—Universal adapter
- G06F2213/3854—Control is performed at the peripheral side
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/045—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means using resistive elements, e.g. a single continuous surface or two parallel surfaces put in contact
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/028—Arrangements specific to the transmitter end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0298—Arrangement for terminating transmission lines
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
Definitions
- the present invention relates to a USB peripheral device, and more particularly, to a USB peripheral device and a method for reducing its transmission power that can reduce transmission power.
- the circuit used for the USB communication has a great influence on the power consumption of the portable device.
- the host is a personal computer (PC)
- the device is a peripheral device of various kinds, including a memory stick, a mobile phone, a smartphone, and a portable device such as an iPad.
- USB peripherals The most power-consuming part of USB peripherals in the USB 2.0 standard is high-speed drive circuitry.
- the voltage swing value includes a termination resistance value of a receiver circuit, It is determined by the termination resistance value of the transmitter circuit and the supply current of the high speed drive circuit.
- the termination resistance of the transmitter and receiver is set to 45 ohms, so that the current of the high speed drive circuit is about 18 mA to maintain the output voltage swing at 400 mV.
- An object of the present invention is to achieve the above object, and when the USB peripheral device is in the transmission mode, the resistance value of the terminating resistor is increased larger than before to reduce the transmission power, and the USB peripheral device is in the reception mode or standby Mode, the resistance value of the termination resistor
- the present invention provides a USB peripheral device and a method for reducing its transmit power by allowing the USB host device to recognize the USB peripheral device as a USB 2.0 standard device by changing the zone resistance value.
- a USB peripheral device may include an external USB host connected to input data when the operation mode of a USB (Universal Serial Bus; hereinafter referred to as 'USB') device is a transmission mode.
- a transmitter for transmitting to the apparatus;
- a receiving unit which receives data from the USB host device when the USB peripheral device is in a reception mode;
- a termination resistor having a first resistance and connected to the transmitter and the receiver;
- a control unit for detecting whether the USB peripheral device is in one of a transmission mode and a reception mode, and controlling to change the first resistance value of the termination resistor unit to a second resistance value corresponding to the detected operation mode; It is made to include.
- the method for reducing transmission power of a USB device connected to a USB host device and transmitting and receiving data with the USB host device comprising: detecting whether an operation mode of the USB peripheral device is one of a transmission mode and a reception mode; ; If the USB peripheral device is in the transmission mode, changing the first resistance value of the termination resistor connected to the transmitter of the USB peripheral device to a second resistance value more than twice the first resistance value; Transmitting the input data to the USB host device after the first resistance value is changed to the second resistance value; And when the USB peripheral device is in the reception mode, changing the changed second resistance value to the first resistance value.
- the USB peripheral device and its transmission power reduction method according to the present invention provide an effect of greatly reducing the transmission power by increasing the resistance value of the terminating resistor when the USB peripheral device is in the transmission mode.
- FIG. 1 is a view showing a system consisting of a USB peripheral device 100 and a USB host device 500 according to the present invention.
- FIG. 2 is a block diagram showing the configuration of the USB peripheral device 100 according to the present invention.
- FIG. 3 is a view showing the configuration of the termination resistor of the USB peripheral device according to the present invention.
- FIG. 4 is a flowchart illustrating a transmission power reduction process of a USB peripheral device according to the present invention.
- FIG. 5 is a view showing the driving timing of the USB peripheral device according to the present invention.
- FIG. 6 is a diagram illustrating driving timing of a transmitter.
- FIG. 7 is a diagram illustrating an EYE diagram of voltages of the USB terminals DP and DM when the USB peripheral device according to the present invention is in a transmission mode through SPICE simulation.
- FIG. 8 is a diagram illustrating an EYE diagram of a voltage when a USB peripheral device according to the present invention is in a reception mode through SPICE simulation.
- each component or feature may be considered to be optional unless otherwise stated.
- Each component or feature may be embodied in a form that is not combined with other components or features.
- some components and / or features may be combined to form an embodiment of the present invention.
- the order of the operations described in the embodiments of the present invention may be changed. Some components or features of one embodiment may be included in another embodiment or may be replaced with corresponding components or features of another embodiment.
- the USB peripheral device of the present invention is a device connected to a USB host device, and has a speed of 480 Mbps or more and is a high speed USB peripheral device according to the USB 2.0 standard.
- USB peripheral device configured in the form of a module or a unit, the module or unit type USB peripheral device may be mounted in a portable terminal.
- the portable terminal may include a mobile phone, a smart phone, a laptop computer, a digital broadcasting terminal, a personal digital assistant (PDA), a portable multimedia player (PMP), navigation, an MP3 player, and the like.
- PDA personal digital assistant
- PMP portable multimedia player
- FIG. 1 is a view showing a system consisting of a USB peripheral device 100 and a USB host device 500 according to the present invention.
- the USB peripheral device 100 connects wired communication with the USB host device 500 through a data cable, and is provided in the USB peripheral device 100 when the USB peripheral device 100 is in a transmission mode. Among the data, the data selected by the user is transmitted to the USB host device 500, and when the USB peripheral device 100 is in the reception mode, the data is received from the USB host device 500.
- the USB peripheral device 100 when the USB peripheral device 100 is in the transmission mode, the USB host device is increased to a second resistance value of at least two times or more than the first first resistance value of the termination resistor connected to the transmitter in the USB peripheral device 100.
- the transmission power of data to be transmitted to the apparatus 500 can be significantly reduced.
- the USB host device 500 may indicate that the USB peripheral device 100 currently connected to the USB peripheral device 100 is the high speed of the USB 2.0 standard. Problems may arise that can be recognized as not being a device or being disconnected.
- the USB host device 500 sends a chirp signal to the USB host device 500 to check whether the USB peripheral device 100 connected thereto is a high speed device of the USB 2.0 standard.
- the transmission power of the chirp signal is changed to the transmission power at the first resistance value, so that the USB host device 500 recognizes the USB peripheral device 100 currently connected to it as a high speed device of the USB 2.0 standard. do.
- the USB peripheral device 100 when the USB peripheral device 100 is in a reception mode or a standby mode other than a transmission mode, the USB peripheral device currently connected to itself by changing the increased second resistance value back to the original first resistance value. Allow the device 100 to recognize it as a high speed device of the USB 2.0 standard.
- FIG. 2 is a block diagram showing the configuration of the USB peripheral device 100 according to the present invention.
- the USB peripheral apparatus 100 includes a transmitter 110, a receiver 120, a termination resistor 130, a memory 140, a power supply 150, The sub power supply unit 160 and the control unit 170 are configured to be included.
- the transmitter 110 transmits data selected by the user to the USB host device 500 under the control of the controller 170.
- the receiver 110 receives data from the USB host device 500.
- the terminating resistor 130 is provided in a transmission line between the transmitter 110 and the USB host device 500 and / or a transmission line between the receiver 120 and the USB host device 500, and according to the present invention, And a second resistance value.
- the first resistance value of the terminating resistor unit 130 may be 45 ohms (W) specified in the USB 2.0 standard as an initial resistance value, and the second resistance value of the transmitting unit 110 according to the present invention. In order to reduce the transmission power, it has a resistance value of more than twice that of the 45 ohms (W).
- the terminating resistor unit 130 may be configured as a variable resistor that is variable to the first and second resistance values, in which case the variable resistor is controlled by the control unit 170 to the second resistor value at the second resistance value.
- the resistance value is varied, or the second resistance value is varied from the first resistance value.
- the controller 170 changes the resistance value of the variable resistor from the first resistance value to the second resistance value, and receives the reception mode or the standby mode. In the case of sensing the mode, the resistance value of the variable resistor is maintained at the first resistance value or the second resistance value is changed to the first resistance value.
- the termination resistor unit 130 includes first and second termination resistors 131 and 132 having first and second resistance values, and the first and second termination resistors ( It may be configured to include a switching element 133 for switching the 131, 132.
- FIG 3 is a view showing the configuration of a termination resistor according to the present invention.
- the terminating resistor unit 130 includes a first terminating resistor 131 (R1) having an initial first resistance value (45 ohms W) and twice the first resistance value.
- the transmitter 110 or the receiver may transmit any one of the first and second termination resistors 131 and 132 according to the control of the second termination resistor 132 (R2) having the above-described second resistance value and the controller 170. It is configured to include a switching element 133 connected to 120.
- the switching element 133 is connected to the transmission line of the transmitter 110 when the second termination resistor 132 is connected.
- the switching device 133 is controlled so that the first termination resistor 131 is connected to the transmission line of the receiver 110.
- the memory 140 may store a program for processing and controlling the controller 170, and temporarily stores data input / output (eg, a video file, a music file, a data file, etc.). It can also perform a function for.
- data input / output eg, a video file, a music file, a data file, etc.
- the power supply unit 150 receives power from the USB host device 500 or power therein under the control of the controller 170, and supplies power required for the operation of each component of the USB peripheral device 100.
- the sub power supply unit 160 transmits the chirp signal to the USB host device 500 when the transmitter 110 transmits the chirp signal to the USB host device under control of the controller 170. Supply to the transmitter 110 to be.
- the controller 170 uses the transmission power at the second resistance value supplied from the power supply unit 150 to the USB host device 500 that the USB peripheral device 100 is a USB 2.0 standard device. If the chirp signal for notifying is transmitted, the power supply unit 150 cuts off the power supplied from the power supply unit 110 to the transmission power at the first resistance value supplied from the sub power supply unit 160. 110, the USB host device 500 recognizes the USB peripheral device 100 as a high speed device of the USB 2.0 standard.
- the controller 170 controls the overall operation of the USB peripheral device 100.
- detailed operations of the controller 170 according to the present invention will be described in detail with reference to FIG. 4.
- FIG. 4 is a flowchart illustrating a transmission power reduction process of a USB peripheral device according to the present invention.
- the controller 170 may generate a chirp signal to determine whether the USB peripheral device 100 is a high speed device. I find out. At this time, if it is determined that the USB peripheral device 100 is a high speed device, the USB peripheral device 100 detects whether the operation mode is one of a transmission mode, a reception mode, and a standby mode [S120].
- control unit 170 is effective to transmit from the upper layer (SIE) of the physical layer including the transmitter 110, the receiver 120, and the terminating resistor 130 via a USB2.0 Transceiver Macrocell Interface (UTMI).
- SIE upper layer
- UTMI USB2.0 Transceiver Macrocell Interface
- the controller 170 sets the first resistance value of the terminating resistor unit 130 to a second resistance value that is two times or more than the first resistance value. [S140], and transmits the data input or selected from the user to the USB host device 500 [S150].
- the USB host device 500 is connected to the USB peripheral device 100 currently connected to the high speed of the USB 2.0 standard. Problems may arise that can be recognized as not being a device or being disconnected.
- the USB peripheral device 100 may be connected to the USB host device 500 to determine whether the USB peripheral device 100 is capable of high-speed transmission and reception of the USB 2.0 standard. Handshaking is performed between the USB peripheral devices 100.
- the signal transmitted for the handshaking is referred to as a chirp signal.
- the chirp signal should have a value of 0 or 800mV according to the USB 2.0 standard.
- the resistance connected to the output terminal is only 45 ohms of the USB host device. That is, in order to generate 800 mV, the swing voltage of the chirp signal, to the 45-ohm resistor of the USB host device 500, the drive current value of the transmitter 110 according to the transmit power should be about 18 mA.
- the sub power supply unit 160 is controlled to transmit the chirp signal.
- the USB host device 500 recognizes the USB peripheral device 100 as a high speed device of the USB 2.0 standard by changing the power to the transmission power when the first resistance value is the existing value.
- step S120 if the USB peripheral device 100 is in the reception mode or the standby mode as a result of the sensing of step S120 [S160], if the current resistance value of the termination resistor unit 130 is the first resistance value, If the first resistance value is maintained as it is or if the current resistance value of the termination resistor 130 is the second resistance value, the second resistance value is changed to the first resistance value [S170], and the USB host device 500 Receive data from [S180].
- FIG. 5 is a view showing the driving timing of the USB peripheral device according to the present invention.
- the transmission valid signal TXVALID received from the upper layer SIE through the UTMI interface is activated ('1). After changing to ')', it starts transmitting data after two or three clocks at 60Mhz clock.
- the transmitter 110 stops transmitting data after three clocks with a 60 MHz clock.
- the controller 170 of the USB peripheral device 100 may be configured. It can be seen that the operation mode is the current transmission mode, thereby controlling the terminating resistor 130 to change the first first resistance value to the second resistance value.
- the output resistance of the FSM can be used to change the termination resistance of the device PHY into a resistor capable of receiving accurate data.
- FIG. 6 is a diagram illustrating driving timing of a transmitter.
- the control signals are signals transmitted from the upper layer (SIE) to the USB peripheral device 100 through the UTMI interface.
- the Device XCVR selects one of a full-speed (12Mbps) driver and a high-speed (480Mbps) driver. That is, if the Device XCVR is '1', the full-speed (12Mbps) driver is selected. If the Device XCVR is '0', the high-speed (480Mbps) driver is selected.
- a full-speed (12 Mbps) driver or a high-speed (480 Mbps) driver selected by the XCVR signal is transmitted. It can be used as (110).
- both the full-speed (12Mbps) driver and the high-speed (480Mbps) driver are turned off and operate as the receiver 120 regardless of the XCVR signal. .
- the Device TERM signal is used only for the chirp operation and serves to connect or isolate the terminating resistor unit 130 to the USB signal voltage terminals DP and DM. That is, when the Device TERM is '1', the terminating resistor unit 130 is isolated from the DP and DM terminals. When the Device TERM is '1', it occurs only in the chirp signal transmission operation.
- the CONTROL signal generated using the Device TXVALID in the memory is '1', it indicates that the USB peripheral device 100 is in a transmission mode. That is, when the CONTROL signal is '1', the first resistance value (for example, 45 ohms) of the terminating resistor 130 (DTR of FIG. 6) is changed to the second resistance value (for example, 500 ohms). When the CONTROL signal is '0', the resistance value of the terminating resistor unit 130 (HTR of FIG. 6) is adjusted to the existing first resistance value (45 ohms).
- the DP and DM represent the differential signal of the USB output terminal.
- SE0 stands for standby mode, where both DP and DM terminal signals are '0', J is DP and DM's '1' and '0', and K and DP and DM's '0' and It is '1'.
- the USB peripheral device 100 is enabled.
- the terminating resistor unit 130 is isolated from the USB signal terminals DP and DM.
- the CONTROL signal is '1', the operation mode of the USB peripheral apparatus 100 is set to a transmission mode, and the transmitter 110 transmits a K signal (DP '0', DM '1') to a USB signal terminal through a USB host.
- Device 500 transmits.
- the USB host device 500 checks whether the voltage of the chirp signal received from the USB peripheral device 100 falls within a range of 0.7V or more and 1.1V or less. Only within the range, the USB host device 500 determines that the USB peripheral device 100 of the USB 2.0 standard is connected.
- FIG. 7 is a diagram illustrating an eye diagram of the voltages of the USB terminals DP and DM when the USB peripheral device is in a transmission mode through SPICE simulation.
- the transmitting end in FIG. 8 is a USB peripheral device 100, and the receiving end represents the USB host device 500.
- the voltage level of the terminating resistor unit 130 connected to the transmitter 110 has a positive level of 275 mV or more and 575 mV or less. Must be satisfied.
- the voltage level at the termination resistor 130 connected to the receiver 120 should satisfy a positive level of 175 mV or more and 525 mV or less.
- the USB peripheral device 100 As shown in FIG. 7, the USB peripheral device 100 according to the present invention satisfies the EYE SPEC condition set forth in the USB 2.0 standard.
- FIG. 8 is a diagram illustrating an EYE diagram when the USB peripheral device according to the present invention is in a reception mode through SPICE simulation.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Quality & Reliability (AREA)
- Information Transfer Systems (AREA)
- Power Sources (AREA)
- Dc Digital Transmission (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
Description
Claims (13)
- 유에스비(USB) 주변 장치의 동작모드가 송신 모드일 때, 입력된 데이터를 기 연결된 외부의 유에스비(USB) 호스트 장치로 송신하는 송신부;상기 유에스비 장치가 수신모드일 때, 상기 USB 호스트 장치로부터 데이터를 수신하는 수신부;제1 저항값을 가지며, 상기 송신부 및 수신부에 연결된 종단 저항부; 및상기 유에스비 장치가 송신모드 및 수신모드 중 어느 하나의 동작모드인지를 감지하고, 상기 종단 저항부의 제1 저항값을 상기 감지된 동작모드에 해당하는 제2 저항값으로 변경하도록 제어하는 제어부;를 포함하여 이루어지는 것을 특징으로 하는 유에스비 주변 장치.
- 제1 항에 있어서, 상기 유에스비 주변 장치는,480Mbps 이상의 유에스비 2.0 규격의 고속 유에스비 주변 장치인 것을 특징으로 하는 유에스비 주변 장치.
- 제1 항에 있어서, 상기 제어부는,상기 유에스비 주변 장치의 UTMI(USB2.0 Transceiver Macrocell Interface)를 통해 송신 유효 신호(TXVALID)가 수신되면, 송신 유효 신호를 이용하여 메모리에서 생성된 CONTROL 신호로 제어부가 상기 유에스비 주변 장치의 동작모드가 송신모드인 것으로 감지하고, 상기 송신 유효 신호(TXVALID)가 수신되지 않을 때에는, 송신 유효 신호를 이용하여 메모리에서 생성된 CONTROL 신호로 제어부가 상기 유에스비 주변 장치의 동작모드가 수신모드인 것으로 감지하는 것을 특징으로 하는 유에스비 주변 장치.
- 제1 항에 있어서,상기 제어부는, 상기 유에스비 주변 장치가 수신모드이거나, 또는 상기 송신모드 및 수신모드가 아닌 대기모드이면, 상기 변경된 제2 저항값을 상기 제1 저항값으로 변경하는 것을 특징으로 하는 유에스비 주변 장치.
- 제1 항에 있어서, 상기 제어부는,상기 유에스비 주변 장치가 송신모드이면, 상기 제1 저항값을 2배 이상 큰 제2 저항값으로 변경하도록 제어함으로써, 상기 송신부의 송신 전력을 감소시키는 것을 특징으로 하는 유에스비 주변 장치.
- 제5 항에 있어서, 상기 제어부는,상기 유에스비 주변 장치가 송신모드인 상태에서, 상기 유에스비 주변 장치가 상기 USB 호스트 장치로 핸드쉐이킹(Handshaking)을 위한 쳐프(Chirp) 신호를 송신하는 구간 동안에는 상기 쳐프 신호의 송신 전력을 상기 제1 저항값일 때의 송신 전력으로 다시 변경시키는 것을 특징으로 하는 유에스비 주변 장치.
- 제1 항에 있어서,상기 종단 저항부는, 상기 제1 및 제2 저항값으로 가변되는 가변저항을 포함하고,상기 제어부는, 상기 유에스비 주변 장치가 송신모드이면, 상기 가변저항이 상기 제1 저항값에서 제2 저항값으로 변경되도록 제어하는 것을 특징으로 하는 유에스비 주변 장치.
- 제1 항에 있어서,상기 종단 저항부는, 상기 제1 저항값을 가지는 제1 종단 저항과, 상기 제2 저항값을 가지는 제2 종단 저항 및 상기 제1 및 제2 종단 저항을 스위칭하는 스위칭 소자를 포함하고,상기 제어부는, 상기 유에스비 주변 장치가 송신모드이면, 상기 스위칭 소자를 제어하여 상기 송신부가 상기 제2 종단 저항과 연결되도록 제어하는 것을 특징으로 하는 유에스비 주변 장치.
- USB 호스트 장치와 연결되고, 상기 USB 호스트 장치와 데이터를 송수신하는 유에스비 주변 장치의 송신 전력 감소 방법에 있어서,상기 유에스비 주변 장치의 동작모드가 송신모드 및 수신모드 중 어느 하나인지를 감지하는 단계;상기 감지 결과, 상기 유에스비 주변 장치가 송신모드이면, 상기 유에스비 주변 장치의 송신부와 연결된 종단 저항부의 최초 제1 저항값을 상기 제1 저항값보다 두배 이상의 제2 저항값으로 변경시키는 단계;상기 제1 저항값이 상기 제2 저항값으로 변경된 후에 입력된 데이터를 상기 USB 호스트 장치로 전송하는 단계; 및상기 감지 결과, 상기 유에스비 주변 장치가 수신모드이면, 상기 변경된 제2 저항값을 상기 제1 저항값으로 변경시키는 단계;를 포함하여 이루어지는 것을 특징으로 하는 유에스비 장치의 송신 전력 감소 방법.
- 제9 항에 있어서, 상기 유에스비 주변 장치는,480Mbps 이상의 유에스비 2.0 규격의 고속 유에스비 주변 장치인 것을 특징으로 하는 유에스비 주변 장치의 송신 전력 감소 방법.
- 제9 항에 있어서, 상기 감지 단계는,상기 유에스비 주변 장치의 UTMI 인터페이스를 통해 송신 유효 신호(TXVALID)가 수신되면, 메모리가 송신 유효 신호를 처리하여 제어부를 통해 상기 유에스비 주변 장치의 동작모드가 송신모드인 것으로 감지하고,상기 송신 유효 신호(RXVAILD)가 수신되지 않을 때에는, 메모리가 송신 유효 신호를 처리하여 제어부를 통해 상기 유에스비 주변 장치의 동작모드가 수신모드인 것으로 감지하는 것을 특징으로 하는 유에스비 주변 장치의 송신 전력 감소 방법.
- 제9 항에 있어서,상기 유에스비 주변 장치가 대기모드이면, 상기 변경된 제2 저항값을 상기 제1 저항값으로 변경시키는 단계;를 더 포함하여 이루어지는 것을 특징으로 하는 유에스비 주변 장치의 송신 전력 감소 방법.
- 제9 항에 있어서,상기 유에스비 주변 장치가 송신모드인 상태에서, 상기 유에스비 주변 장치가 상기 USB 호스트 장치로 핸드쉐이킹(Handshaking)을 위한 쳐프(Chirp) 신호를 송신하는 구간 동안에는 상기 쳐프 신호의 송신 전력을 상기 제1 저항값일 때의 송신 전력으로 다시 변경시키는 단계;를 더 포함하여 이루어지는 것을 특징으로 하는 유에스비 주변 장치의 송신 전력 감소 방법.
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014531722A JP5809363B2 (ja) | 2011-09-21 | 2012-09-21 | ユーエスビー周辺装置およびその送信電力低減方法 |
| CN201280046227.9A CN103827768B (zh) | 2011-09-21 | 2012-09-21 | Usb外围设备以及其的传输功率降低方法 |
| US14/346,641 US9423861B2 (en) | 2011-09-21 | 2012-09-21 | USB peripheral apparatus and transmission power reduction method thereof |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR10-2011-0095443 | 2011-09-21 | ||
| KR1020110095443A KR101268852B1 (ko) | 2011-09-21 | 2011-09-21 | 유에스비 주변 장치 및 그의 송신 전력 감소 방법 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO2013042976A2 true WO2013042976A2 (ko) | 2013-03-28 |
| WO2013042976A3 WO2013042976A3 (ko) | 2013-06-13 |
Family
ID=47915023
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/KR2012/007579 Ceased WO2013042976A2 (ko) | 2011-09-21 | 2012-09-21 | 유에스비 주변 장치 및 그의 송신 전력 감소 방법 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US9423861B2 (ko) |
| JP (1) | JP5809363B2 (ko) |
| KR (1) | KR101268852B1 (ko) |
| CN (1) | CN103827768B (ko) |
| WO (1) | WO2013042976A2 (ko) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9740643B2 (en) | 2013-06-20 | 2017-08-22 | Apple Inc. | Systems and methods for recovering higher speed communication between devices |
| US11068433B2 (en) * | 2018-10-18 | 2021-07-20 | Texas Instruments Incorporated | Serial bus repeater with low power state detection |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5781028A (en) * | 1996-06-21 | 1998-07-14 | Microsoft Corporation | System and method for a switched data bus termination |
| JP3632692B2 (ja) * | 2003-01-30 | 2005-03-23 | セイコーエプソン株式会社 | テスト回路、集積回路及びテスト方法 |
| JP2006227867A (ja) | 2005-02-17 | 2006-08-31 | Kawasaki Microelectronics Kk | Usbデバイスおよびusbホスト |
| JP2006262460A (ja) * | 2005-03-17 | 2006-09-28 | Samsung Electronics Co Ltd | 低電圧差動信号の送受信システム |
| KR100672999B1 (ko) | 2005-03-22 | 2007-01-24 | 삼성전자주식회사 | 데이터 송신회로 및 그것의 출력 전압 조정 방법 |
| KR100697281B1 (ko) * | 2005-03-17 | 2007-03-20 | 삼성전자주식회사 | 패키지 저항 변화에 따른 임피던스 부정합과 전압강하를방지할 수 있는 수신 방법 및 장치 |
| KR100822798B1 (ko) * | 2006-01-16 | 2008-04-17 | 삼성전자주식회사 | 유에스비 장치 및 유에스 장치를 포함하는 데이터 처리시스템 |
| JP2009049684A (ja) * | 2007-08-20 | 2009-03-05 | Fujitsu Microelectronics Ltd | インタフェース回路及び送受信システム |
| JP2010287035A (ja) | 2009-06-11 | 2010-12-24 | Fujitsu Semiconductor Ltd | 通信制御方法及びインターフェース装置 |
-
2011
- 2011-09-21 KR KR1020110095443A patent/KR101268852B1/ko not_active Expired - Fee Related
-
2012
- 2012-09-21 WO PCT/KR2012/007579 patent/WO2013042976A2/ko not_active Ceased
- 2012-09-21 US US14/346,641 patent/US9423861B2/en active Active
- 2012-09-21 JP JP2014531722A patent/JP5809363B2/ja not_active Expired - Fee Related
- 2012-09-21 CN CN201280046227.9A patent/CN103827768B/zh not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN103827768B (zh) | 2016-08-17 |
| US20140237282A1 (en) | 2014-08-21 |
| JP2014532215A (ja) | 2014-12-04 |
| US9423861B2 (en) | 2016-08-23 |
| JP5809363B2 (ja) | 2015-11-10 |
| KR101268852B1 (ko) | 2013-05-29 |
| KR20130031714A (ko) | 2013-03-29 |
| CN103827768A (zh) | 2014-05-28 |
| WO2013042976A3 (ko) | 2013-06-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1384154B1 (en) | Communication interface for an electronic device | |
| CN101359316B (zh) | 一种实现通用串行总线usb otg的方法及装置 | |
| US12253965B2 (en) | Detection of displayport alternate mode communication and connector plug orientation without use of a power distribution controller | |
| KR102136068B1 (ko) | Usb 인터페이스 제어방법 및 이를 지원하는 전자장치 | |
| WO2009091193A2 (ko) | 단일 커넥터로 uart 및 usb 통신을 지원하는 휴대용 단말기 및 그 동작 방법 | |
| US20070180181A1 (en) | USB interface provided with host/device function and its control method | |
| US8683085B1 (en) | USB interface configurable for host or device mode | |
| CN101931674A (zh) | 一种共用Micro-USB接口的方法及装置 | |
| CN101534349A (zh) | 在移动终端中确定外部连接装置的方法和设备 | |
| CN101004729A (zh) | Usb装置及具有该usb装置的数据处理系统 | |
| US10579569B2 (en) | Universal serial bus type-C interface circuit and pin bypass method thereof | |
| KR20160147706A (ko) | Usb 허브의 이중 모드 포트의 분리 검출을 위한 시스템 및 방법 | |
| WO2013042976A2 (ko) | 유에스비 주변 장치 및 그의 송신 전력 감소 방법 | |
| CN212846570U (zh) | Type-C接口电路及触控一体机 | |
| CN108536633A (zh) | 一种即插即用otg设备的接口电路及终端 | |
| US8755291B2 (en) | Network interface apparatus with power management and power saving method thereof | |
| TWI394036B (zh) | 主機板 | |
| KR20070016034A (ko) | 이동통신 단말기와 개인용 컴퓨터를 연결하는 방법 및 이를이용한 이동통신 단말기 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 12834303 Country of ref document: EP Kind code of ref document: A2 |
|
| ENP | Entry into the national phase |
Ref document number: 2014531722 Country of ref document: JP Kind code of ref document: A |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 14346641 Country of ref document: US |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 12834303 Country of ref document: EP Kind code of ref document: A2 |