ATE109576T1 - Befehlsausgabesteuerung mit vorausschau für einen rechner. - Google Patents

Befehlsausgabesteuerung mit vorausschau für einen rechner.

Info

Publication number
ATE109576T1
ATE109576T1 AT89907564T AT89907564T ATE109576T1 AT E109576 T1 ATE109576 T1 AT E109576T1 AT 89907564 T AT89907564 T AT 89907564T AT 89907564 T AT89907564 T AT 89907564T AT E109576 T1 ATE109576 T1 AT E109576T1
Authority
AT
Austria
Prior art keywords
instruction
requested
resources
issues
resource reservation
Prior art date
Application number
AT89907564T
Other languages
English (en)
Inventor
William T Moore Jr
Original Assignee
Cray Research Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cray Research Inc filed Critical Cray Research Inc
Application granted granted Critical
Publication of ATE109576T1 publication Critical patent/ATE109576T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3818—Decoding for concurrent execution
    • G06F9/382—Pipelined decoding, e.g. using predecoding
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors
    • G06F15/8076—Details on data register access
    • G06F15/8084—Special arrangements thereof, e.g. mask or switch
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G06F9/3875—Pipelining a single stage, e.g. superpipelining

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Advance Control (AREA)
  • Radar Systems Or Details Thereof (AREA)
  • Electrotherapy Devices (AREA)
  • Executing Machine-Instructions (AREA)
  • Complex Calculations (AREA)
AT89907564T 1989-01-17 1989-06-12 Befehlsausgabesteuerung mit vorausschau für einen rechner. ATE109576T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/297,967 US5127093A (en) 1989-01-17 1989-01-17 Computer look-ahead instruction issue control

Publications (1)

Publication Number Publication Date
ATE109576T1 true ATE109576T1 (de) 1994-08-15

Family

ID=23148451

Family Applications (1)

Application Number Title Priority Date Filing Date
AT89907564T ATE109576T1 (de) 1989-01-17 1989-06-12 Befehlsausgabesteuerung mit vorausschau für einen rechner.

Country Status (7)

Country Link
US (1) US5127093A (de)
EP (1) EP0454671B1 (de)
JP (1) JP2868260B2 (de)
AT (1) ATE109576T1 (de)
CA (1) CA1321029C (de)
DE (1) DE68917317T2 (de)
WO (1) WO1990008356A1 (de)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5276822A (en) * 1989-11-15 1994-01-04 Matsushita Electric Industrial Co., Ltd. System with enhanced execution of address-conflicting instructions using immediate data latch for holding immediate data of a preceding instruction
US5555384A (en) * 1989-12-01 1996-09-10 Silicon Graphics, Inc. Rescheduling conflicting issued instructions by delaying one conflicting instruction into the same pipeline stage as a third non-conflicting instruction
US5544337A (en) * 1989-12-29 1996-08-06 Cray Research, Inc. Vector processor having registers for control by vector resisters
US5197130A (en) * 1989-12-29 1993-03-23 Supercomputer Systems Limited Partnership Cluster architecture for a highly parallel scalar/vector multiprocessor system
US5623650A (en) * 1989-12-29 1997-04-22 Cray Research, Inc. Method of processing a sequence of conditional vector IF statements
US5499348A (en) * 1990-02-27 1996-03-12 Matsushita Electric Industrial Co., Ltd. Digital processor capable of concurrently executing external memory access and internal instructions
JP2622008B2 (ja) * 1990-03-08 1997-06-18 甲府日本電気株式会社 情報処理装置
US5598547A (en) * 1990-06-11 1997-01-28 Cray Research, Inc. Vector processor having functional unit paths of differing pipeline lengths
JP2642529B2 (ja) * 1991-04-30 1997-08-20 株式会社東芝 並列プロセッサーの命令分配処理装置
JPH06203057A (ja) * 1992-09-28 1994-07-22 Nec Corp ベクトル演算処理装置とその並列制御方式と並列制御回路
US5560025A (en) * 1993-03-31 1996-09-24 Intel Corporation Entry allocation apparatus and method of same
US5717947A (en) * 1993-03-31 1998-02-10 Motorola, Inc. Data processing system and method thereof
US5511181A (en) * 1993-04-26 1996-04-23 Apple Computer, Inc. Polycyclic timing system and apparatus for pipelined computer operation
US5463745A (en) * 1993-12-22 1995-10-31 Intel Corporation Methods and apparatus for determining the next instruction pointer in an out-of-order execution computer system
US5651124A (en) * 1995-02-14 1997-07-22 Hal Computer Systems, Inc. Processor structure and method for aggressively scheduling long latency instructions including load/store instructions while maintaining precise state
WO1996038783A1 (en) * 1995-06-01 1996-12-05 Hal Computer Systems, Inc. Method and apparatus for rotating active instructions in a parallel data processor
US6560695B1 (en) * 1995-11-16 2003-05-06 International Business Machines Corporation Dynamic pipe staging adder
US5802573A (en) * 1996-02-26 1998-09-01 International Business Machines Corp. Method and system for detecting the issuance and completion of processor instructions
US5958042A (en) * 1996-06-11 1999-09-28 Sun Microsystems, Inc. Grouping logic circuit in a pipelined superscalar processor
USRE38599E1 (en) * 1996-06-11 2004-09-21 Sun Microsystems, Inc. Pipelined instruction dispatch unit in a superscalar processor
US5887174A (en) * 1996-06-18 1999-03-23 International Business Machines Corporation System, method, and program product for instruction scheduling in the presence of hardware lookahead accomplished by the rescheduling of idle slots
US6044222A (en) * 1997-06-23 2000-03-28 International Business Machines Corporation System, method, and program product for loop instruction scheduling hardware lookahead
US5958041A (en) * 1997-06-26 1999-09-28 Sun Microsystems, Inc. Latency prediction in a pipelined microarchitecture
US6351802B1 (en) * 1999-12-03 2002-02-26 Intel Corporation Method and apparatus for constructing a pre-scheduled instruction cache
US6671794B1 (en) * 2000-10-02 2003-12-30 International Business Machines Corporation Address generation interlock detection
US20040111307A1 (en) * 2002-12-04 2004-06-10 International Business Machines Corporation Electronic calendar management of privately owned resources
DE10325240A1 (de) * 2003-06-04 2004-12-30 Tele-Info Ag Online-Routenplaner
JP5871298B2 (ja) * 2009-09-10 2016-03-01 Ｎｅｃプラットフォームズ株式会社 情報処理装置、情報処理方法及び情報処理プログラム

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3614745A (en) * 1969-09-15 1971-10-19 Ibm Apparatus and method in a multiple operand stream computing system for identifying the specification of multitasks situations and controlling the execution thereof
US3771138A (en) * 1971-08-31 1973-11-06 Ibm Apparatus and method for serializing instructions from two independent instruction streams
US4128880A (en) * 1976-06-30 1978-12-05 Cray Research, Inc. Computer vector register processing
JPH0760388B2 (ja) * 1987-06-09 1995-06-28 三菱電機株式会社 パイプライン制御回路

Also Published As

Publication number Publication date
JP2868260B2 (ja) 1999-03-10
EP0454671A1 (de) 1991-11-06
CA1321029C (en) 1993-08-03
JPH04502824A (ja) 1992-05-21
EP0454671B1 (de) 1994-08-03
DE68917317T2 (de) 1995-04-06
DE68917317D1 (de) 1994-09-08
US5127093A (en) 1992-06-30
WO1990008356A1 (en) 1990-07-26

Similar Documents

Publication Publication Date Title
ATE109576T1 (de) Befehlsausgabesteuerung mit vorausschau für einen rechner.
KR900012155A (ko) 데이타 처리 시스템
ATE156280T1 (de) System für verteilte mehrfachrechnerkommunikation
KR940012147A (ko) 마이크로컴퓨터 시스템
DE69230057D1 (de) Risc mikroprozessorarchitektur mit mehrere registersätze von unterschiedlichen typen
GB2354615A (en) Computer processor with a replay system
ATE144631T1 (de) Arbitrierung von übertragungsanforderungen in einem multiprozessor-rechnersystem
KR20110130488A (ko) 종속 행렬을 사용하여 할당해제된 로드 명령들을 추적하는 장치 및 방법
ATE173100T1 (de) Verfahren und system um einen unabhängige zugriff auf zwischenspeicherpuffern in einem superskalaren prozessorsystem zu gewährleisten.
CN105378652A (zh) 线程共享资源分配方法及装置
US20220244963A1 (en) Device and processor for implementing resource index replacement
US20060230213A1 (en) Digital signal system with accelerators and method for operating the same
CN115629807A (zh) 多线程处理器的译码方法、处理器、芯片及电子设备
KR870011540A (ko) 멀티 프로세서 시스템의 시스템 관리장치
KR950027573A (ko) 처리 시스템 및 그이 동작 방법
TW355770B (en) Program execution method and device using the same
KR970049491A (ko) 슈퍼스칼라 프로세서에서 리네임 버퍼를 효율적으로 사용하기 위한 방법 및 시스템
CN114896042A (zh) 基于多线程计算处理器的线程调度方法及装置
CN101305353B (zh) 集中式中断控制器
JPH07244588A (ja) データ処理装置
CN103257943A (zh) 集中式中断控制器
JPH03257665A (ja) 情報処理装置
KR960018958A (ko) 다중 프로세서 시스템에서 아토믹 명령어 수행시 데이타 버퍼를 사용한 메인 메모리 액세스 장치
KR950020184A (ko) 멀티프로세서 시스템의 공통메모리 억세스 제어회로
KR890007164A (ko) 디지탈 데이타 처리기 및 그 방법