ATE127638T1 - Logische schaltung und verfahren zur verwendung. - Google Patents

Logische schaltung und verfahren zur verwendung.

Info

Publication number
ATE127638T1
ATE127638T1 AT90302547T AT90302547T ATE127638T1 AT E127638 T1 ATE127638 T1 AT E127638T1 AT 90302547 T AT90302547 T AT 90302547T AT 90302547 T AT90302547 T AT 90302547T AT E127638 T1 ATE127638 T1 AT E127638T1
Authority
AT
Austria
Prior art keywords
critical
inputs
gate structures
logic gate
logic
Prior art date
Application number
AT90302547T
Other languages
English (en)
Inventor
Thang Minh Tran
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of ATE127638T1 publication Critical patent/ATE127638T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
AT90302547T 1989-04-27 1990-03-09 Logische schaltung und verfahren zur verwendung. ATE127638T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/343,623 US4940908A (en) 1989-04-27 1989-04-27 Method and apparatus for reducing critical speed path delays

Publications (1)

Publication Number Publication Date
ATE127638T1 true ATE127638T1 (de) 1995-09-15

Family

ID=23346870

Family Applications (1)

Application Number Title Priority Date Filing Date
AT90302547T ATE127638T1 (de) 1989-04-27 1990-03-09 Logische schaltung und verfahren zur verwendung.

Country Status (8)

Country Link
US (1) US4940908A (de)
EP (1) EP0395206B1 (de)
JP (1) JP2963936B2 (de)
AT (1) ATE127638T1 (de)
DE (1) DE69022100T2 (de)
DK (1) DK0395206T3 (de)
ES (1) ES2078303T3 (de)
GR (1) GR3017859T3 (de)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02144674A (ja) * 1988-11-25 1990-06-04 Fujitsu Ltd 論理回路シミュレーション装置
JPH03260773A (ja) * 1990-03-09 1991-11-20 Fujitsu Ltd Ｌｓｉの組合せ回路自動合成処理方法
US5182473A (en) * 1990-07-31 1993-01-26 Cray Research, Inc. Emitter emitter logic (EEL) and emitter collector dotted logic (ECDL) families
JPH04172011A (ja) * 1990-11-05 1992-06-19 Mitsubishi Electric Corp 半導体集積回路
US5416367A (en) * 1991-03-06 1995-05-16 Quicklogic Corporation Programmable application specific integrated circuit and logic cell therefor
US5122685A (en) * 1991-03-06 1992-06-16 Quicklogic Corporation Programmable application specific integrated circuit and logic cell therefor
US5250855A (en) * 1992-03-20 1993-10-05 Vlsi Technology, Inc. Fast logic circuits
DE4211162C2 (de) * 1992-03-31 1996-03-21 Manfred Dipl Ing Zeiner Hardware-Emulationssystem
US5519355A (en) * 1992-11-19 1996-05-21 At&T Global Information Solutions Company High speed boundary scan multiplexer
US5592103A (en) * 1993-10-21 1997-01-07 Sun Microsystems, Inc. System for fast switching of time critical input signals
US5574928A (en) * 1993-10-29 1996-11-12 Advanced Micro Devices, Inc. Mixed integer/floating point processor core for a superscalar microprocessor with a plurality of operand buses for transferring operand segments
DE69429061T2 (de) * 1993-10-29 2002-07-18 Advanced Micro Devices, Inc. Superskalarmikroprozessoren
US5689693A (en) * 1994-04-26 1997-11-18 Advanced Micro Devices, Inc. Range finding circuit for selecting a consecutive sequence of reorder buffer entries using circular carry lookahead
US5764954A (en) * 1995-08-23 1998-06-09 International Business Machines Corporation Method and system for optimizing a critical path in a field programmable gate array configuration
JPH0993118A (ja) * 1995-09-22 1997-04-04 Kawasaki Steel Corp パストランジスタ論理回路
US6097221A (en) 1995-12-11 2000-08-01 Kawasaki Steel Corporation Semiconductor integrated circuit capable of realizing logic functions
US5689198A (en) * 1995-12-18 1997-11-18 International Business Machines Corporation Circuitry and method for gating information
US5936867A (en) * 1996-03-14 1999-08-10 Intel Corporation Method for locating critical speed paths in integrated circuits
US5856746A (en) * 1996-06-17 1999-01-05 Sun Microsystems, Inc. Logic speed-up by selecting true/false combinations with the slowest logic signal
US6148393A (en) * 1997-03-10 2000-11-14 Advanced Micro Devices, Inc. Apparatus for generating a valid mask
US6269468B1 (en) 1999-03-02 2001-07-31 International Business Machines Corporation Split I/O circuit for performance optimization of digital circuits
US20250357926A1 (en) * 2024-05-14 2025-11-20 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and operating method thereof

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4263651A (en) * 1979-05-21 1981-04-21 International Business Machines Corporation Method for determining the characteristics of a logic block graph diagram to provide an indication of path delays between the blocks
US4575646A (en) * 1983-06-02 1986-03-11 At&T Bell Laboratories High-speed buffer arrangement with no delay distortion
US4564772A (en) * 1983-06-30 1986-01-14 International Business Machines Corporation Latching circuit speed-up technique
US4700088A (en) * 1983-08-05 1987-10-13 Texas Instruments Incorporated Dummy load controlled multilevel logic single clock logic circuit
US4641048A (en) * 1984-08-24 1987-02-03 Tektronix, Inc. Digital integrated circuit propagation delay time controller
DE3577953D1 (de) * 1984-09-28 1990-06-28 Siemens Ag Schaltung zur logikgenerierung mit multiplexern.
US4737670A (en) * 1984-11-09 1988-04-12 Lsi Logic Corporation Delay control circuit
US4612542A (en) * 1984-12-20 1986-09-16 Honeywell Inc. Apparatus for arbitrating between a plurality of requestor elements
US4698760A (en) * 1985-06-06 1987-10-06 International Business Machines Method of optimizing signal timing delays and power consumption in LSI circuits
US4691124A (en) * 1986-05-16 1987-09-01 Motorola, Inc. Self-compensating, maximum speed integrated circuit
US4833695A (en) * 1987-09-08 1989-05-23 Tektronix, Inc. Apparatus for skew compensating signals
JPH01116690A (ja) * 1987-10-30 1989-05-09 Fujitsu Ltd 論理演算回路

Also Published As

Publication number Publication date
ES2078303T3 (es) 1995-12-16
EP0395206A3 (de) 1991-05-29
JP2963936B2 (ja) 1999-10-18
US4940908A (en) 1990-07-10
JPH0364124A (ja) 1991-03-19
DE69022100T2 (de) 1996-02-15
EP0395206B1 (de) 1995-09-06
GR3017859T3 (en) 1996-01-31
DE69022100D1 (de) 1995-10-12
EP0395206A2 (de) 1990-10-31
DK0395206T3 (da) 1995-10-16

Similar Documents

Publication Publication Date Title
ATE127638T1 (de) Logische schaltung und verfahren zur verwendung.
DE69326681D1 (de) Verfahren und Apparat zum Erzeugen von linearen Rückführungsschieberegistersequenzen
TW373368B (en) Separate set/reset paths for time critical signals
ATE441149T1 (de) Synchronisation der veränderungen von kennzeichen zum ermíglichen merherer steuerungsfunktionen
EP0367904A3 (de) Optischer Schalter mit verschiebbarem S-Faserarray
DE3786810D1 (de) Apparat und verfahren zum behandeln von viskosem material.
MY123815A (en) Temperature moderation of an oxygen enriched claus sulfur plant using an ejector
FI930428A0 (fi) Foerfarande foer att reglera tekniska processer med flera regulatorer
ATE218225T1 (de) Multiprozessorsystem mit mehrfachen befehlsquellen
ATE16672T1 (de) Verfahren und vorrichtung zur steuerung eines koppelfeldes.
ATA321283A (de) Verfahren zur herstellung von calciumsulfatdihydrat und gegebenenfalls alpha-halbhydrat
BR9202019A (pt) Processo para produzir particulas espumaveis de polimeros estirencos,e,particulas espumaveis
DE69230520D1 (de) Verfahren und Anordung zur Erzeugung von Summeinformation-/Rundungskontrolle-Signal
ES2102365T3 (es) Aparato y procedimiento para controlar un proceso utilizando una red adiestrada de procesado distribuido paralelo.
ATE212737T1 (de) Dynamischer, binärer hochgeschwindigkeits- inkrementierer
NO960253L (no) Fremgangsmåte og innretning for styring av en kabel eller tråd, særlig en diamantladet sådan for skjæring av blokker
DK0429803T3 (da) Fremgangsmåde til ordning af genstande
JPS5723174A (en) Arithmetic system using mask register
DE59310055D1 (de) Einrichtung für die erzeugung von rückkopplungssignalen zur regelung optischer überwachungskreise (pll)
JPS6417129A (en) Control system for input/output interruption of virtual computer
ATE22463T1 (de) Verfahren zur detergensstueckherstellung.
SU1394982A1 (ru) Оптический логический блок
JPS57155635A (en) Semiconductor circuit
JPS56119573A (en) Picture processing method
AU570054B2 (en) Reducing melt fracture

Legal Events

Date Code Title Description
UEP Publication of translation of european patent specification
REN Ceased due to non-payment of the annual fee