ATE212737T1 - Dynamischer, binärer hochgeschwindigkeits- inkrementierer - Google Patents

Dynamischer, binärer hochgeschwindigkeits- inkrementierer

Info

Publication number
ATE212737T1
ATE212737T1 AT95480132T AT95480132T ATE212737T1 AT E212737 T1 ATE212737 T1 AT E212737T1 AT 95480132 T AT95480132 T AT 95480132T AT 95480132 T AT95480132 T AT 95480132T AT E212737 T1 ATE212737 T1 AT E212737T1
Authority
AT
Austria
Prior art keywords
incrementer
high speed
binary incrementer
dynamic
dynamic high
Prior art date
Application number
AT95480132T
Other languages
English (en)
Inventor
Steven Craig Bartling
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Application granted granted Critical
Publication of ATE212737T1 publication Critical patent/ATE212737T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/5055—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination in which one operand is a constant, i.e. incrementers or decrementers

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Optimization (AREA)
  • Computing Systems (AREA)
  • Logic Circuits (AREA)
  • Lubrication Of Internal Combustion Engines (AREA)
  • Medicines Containing Antibodies Or Antigens For Use As Internal Diagnostic Agents (AREA)
  • Image Processing (AREA)
  • Ultra Sonic Daignosis Equipment (AREA)
  • Transmission And Conversion Of Sensor Element Output (AREA)
  • Holo Graphy (AREA)
AT95480132T 1994-10-14 1995-09-22 Dynamischer, binärer hochgeschwindigkeits- inkrementierer ATE212737T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/323,234 US5619441A (en) 1994-10-14 1994-10-14 High speed dynamic binary incrementer

Publications (1)

Publication Number Publication Date
ATE212737T1 true ATE212737T1 (de) 2002-02-15

Family

ID=23258287

Family Applications (1)

Application Number Title Priority Date Filing Date
AT95480132T ATE212737T1 (de) 1994-10-14 1995-09-22 Dynamischer, binärer hochgeschwindigkeits- inkrementierer

Country Status (11)

Country Link
US (1) US5619441A (de)
EP (1) EP0707261B1 (de)
JP (1) JPH08123663A (de)
KR (1) KR100221517B1 (de)
CN (1) CN1082207C (de)
AT (1) ATE212737T1 (de)
BR (1) BR9504269A (de)
CA (1) CA2155380A1 (de)
DE (1) DE69525209T2 (de)
MX (1) MX9504338A (de)
TW (1) TW357317B (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7007059B1 (en) * 2001-07-30 2006-02-28 Cypress Semiconductor Corporation Fast pipelined adder/subtractor using increment/decrement function with reduced register utilization
US6591286B1 (en) 2002-01-18 2003-07-08 Neomagic Corp. Pipelined carry-lookahead generation for a fast incrementer
US20040001505A1 (en) * 2002-06-27 2004-01-01 Sun Microsystems, Inc. Circuit for adding one to a binary number
US20040015534A1 (en) * 2002-07-17 2004-01-22 Sun Microsystems, Inc. Method for adding one to a binary number
US9658829B2 (en) * 2009-10-19 2017-05-23 Intel Corporation Near optimal configurable adder tree for arbitrary shaped 2D block sum of absolute differences (SAD) calculation engine
CN102866875B (zh) * 2012-10-05 2016-03-02 刘杰 多操作数加法器
US9471278B2 (en) * 2014-09-25 2016-10-18 Texas Instruments Incorporated Low area full adder with shared transistors
US10223071B2 (en) * 2017-04-14 2019-03-05 Qualcomm Incorporated Energy-efficient variable power adder and methods of use thereof

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3805045A (en) * 1972-10-30 1974-04-16 Amdahl Corp Binary carry lookahead adder using redundancy terms
JPS537349B2 (de) * 1974-03-27 1978-03-16
US3987291A (en) * 1975-05-01 1976-10-19 International Business Machines Corporation Parallel digital arithmetic device having a variable number of independent arithmetic zones of variable width and location
US4153939A (en) * 1976-01-24 1979-05-08 Nippon Electric Co., Ltd. Incrementer circuit
US4084254A (en) * 1977-04-28 1978-04-11 International Business Machines Corporation Divider using carry save adder with nonperforming lookahead
US4110832A (en) * 1977-04-28 1978-08-29 International Business Machines Corporation Carry save adder
US4417316A (en) * 1981-07-14 1983-11-22 Rockwell International Corporation Digital binary increment circuit apparatus
US4417315A (en) * 1981-07-14 1983-11-22 Rockwell International Corporation Method and apparatus for incrementing a digital word
US4700325A (en) * 1984-02-08 1987-10-13 Hewlett-Packard Company Binary tree calculations on monolithic integrated circuits
US4685078A (en) * 1984-10-31 1987-08-04 International Business Machines Corporation Dual incrementor
FR2604270B1 (fr) * 1986-09-22 1991-10-18 Jutand Francis Additionneur binaire comportant un operande fixe, et multiplieur binaire parallele-serie comprenant un tel additionneur
US4982352A (en) * 1988-06-17 1991-01-01 Bipolar Integrated Technology, Inc. Methods and apparatus for determining the absolute value of the difference between binary operands
US4905180A (en) * 1988-12-16 1990-02-27 Intel Corporation MOS adder with minimum pass gates in carry line
US5027310A (en) * 1989-09-08 1991-06-25 Zilog, Inc. Carry chain incrementer and/or decrementer circuit
US5018093A (en) * 1990-01-02 1991-05-21 Ibm Corporation High performance self-checking adder having small circuit area
US5095458A (en) * 1990-04-02 1992-03-10 Advanced Micro Devices, Inc. Radix 4 carry lookahead tree and redundant cell therefor
JPH07122846B2 (ja) * 1990-04-04 1995-12-25 インターナショナル・ビジネス・マシーンズ・コーポレーション ３―１ａｌｕ装置
US5041742A (en) * 1990-05-09 1991-08-20 Motorola, Inc. Structured scan path circuit for incorporating domino logic
US5384724A (en) * 1991-09-05 1995-01-24 Texas Instruments Incorporated Electronic circuit and method for half adder logic
US5278783A (en) * 1992-10-30 1994-01-11 Digital Equipment Corporation Fast area-efficient multi-bit binary adder with low fan-out signals

Also Published As

Publication number Publication date
MX9504338A (es) 1997-01-31
JPH08123663A (ja) 1996-05-17
BR9504269A (pt) 1997-09-09
EP0707261A1 (de) 1996-04-17
DE69525209D1 (de) 2002-03-14
DE69525209T2 (de) 2002-09-19
CA2155380A1 (en) 1996-04-15
US5619441A (en) 1997-04-08
TW357317B (en) 1999-05-01
KR960015197A (ko) 1996-05-22
CN1082207C (zh) 2002-04-03
KR100221517B1 (ko) 1999-09-15
EP0707261B1 (de) 2002-01-30
CN1138717A (zh) 1996-12-25

Similar Documents

Publication Publication Date Title
ATE180907T1 (de) Arithmetik-logik-einheit
DE60228083D1 (de) Rekonfigurierbare logik-vorrichtung
KR890004212B1 (en) Complementary logic circuit
KR970049453A (ko) N-모스를 이용한 스테이틱 및 다이나믹 전 가산기
ATE212737T1 (de) Dynamischer, binärer hochgeschwindigkeits- inkrementierer
ES549655A0 (es) Perfeccionamientos introducidos en una disposicion de cir- cuito de etapa restadora
AU6346198A (en) An inverse toggle xor and xnor circuit
ATE113770T1 (de) Sukzessives approximations-register.
KR830006989A (ko) 출력증폭회로
ATE42879T1 (de) Cmi-decoder.
KR900013727A (ko) 디지탈/아날로그 변환기
KR920003162A (ko) 다포트 캐시 메모리
DE69229105D1 (de) Shift-Register mit N-bit parallelem Eingang und variablen-bit Parallelausgang
EP0398808A3 (de) Pegelkonverterschaltkreis zur Umsetzung von ELC-Signalen in TTL-Pegelsignale
CA2165596A1 (en) Output Buffer Circuit for High-Speed Logic Operation
DE69326771D1 (de) Ausgangstufe mit Transistoren von unterschiedlichem Typ
KR900013722A (ko) 신경 회로망을 이용한 a/d변환기 회로
KR900015166A (ko) 다비트 일치회로
KR950004518U (ko) 입출력신호 전달펜
KR940004423A (ko) 평균치회로
KR880000961A (ko) 영상 기억장치
KR890010690A (ko) 전 가산기를 이용한 승수회로
JPS55145431A (en) A/d converter
KR960025124A (ko) 클럭 버퍼링 회로
KR910021028A (ko) 전가산기 회로

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties