ATE137358T1 - Planarisationsmethode für ic-struktur - Google Patents
Planarisationsmethode für ic-strukturInfo
- Publication number
- ATE137358T1 ATE137358T1 AT90203417T AT90203417T ATE137358T1 AT E137358 T1 ATE137358 T1 AT E137358T1 AT 90203417 T AT90203417 T AT 90203417T AT 90203417 T AT90203417 T AT 90203417T AT E137358 T1 ATE137358 T1 AT E137358T1
- Authority
- AT
- Austria
- Prior art keywords
- planarizing
- layer
- low melting
- carried out
- melting inorganic
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
- H10P95/06—Planarisation of inorganic insulating materials
- H10P95/062—Planarisation of inorganic insulating materials involving a dielectric removal step
- H10P95/064—Planarisation of inorganic insulating materials involving a dielectric removal step the removal being chemical etching
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/092—Manufacture or treatment of dielectric parts thereof by smoothing the dielectric parts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/69—Inorganic materials
- H10P14/692—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses
- H10P14/6921—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon
- H10P14/6922—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material containing Si, O and at least one of H, N, C, F or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H10P14/6927—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material containing Si, O and at least one of H, N, C, F or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being a silicon oxynitride, e.g. SiON or SiON:H
Landscapes
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Formation Of Insulating Films (AREA)
- Drying Of Semiconductors (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US26950888A | 1988-11-10 | 1988-11-10 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE137358T1 true ATE137358T1 (de) | 1996-05-15 |
Family
ID=23027564
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT90203417T ATE137358T1 (de) | 1988-11-10 | 1989-10-24 | Planarisationsmethode für ic-struktur |
| AT90203418T ATE137608T1 (de) | 1988-11-10 | 1989-10-24 | Planarisationsmethode für ic-struktur |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT90203418T ATE137608T1 (de) | 1988-11-10 | 1989-10-24 | Planarisationsmethode für ic-struktur |
Country Status (5)
| Country | Link |
|---|---|
| EP (1) | EP0368504A3 (de) |
| JP (1) | JPH02199831A (de) |
| AT (2) | ATE137358T1 (de) |
| DE (2) | DE68926392T2 (de) |
| ES (2) | ES2088958T3 (de) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1990010307A1 (en) * | 1989-02-21 | 1990-09-07 | Lam Research Corporation | Novel glass deposition viscoelastic flow process |
| JPH0774146A (ja) * | 1990-02-09 | 1995-03-17 | Applied Materials Inc | 低融点無機材料を使用する集積回路構造の改良された平坦化方法 |
| JP3092185B2 (ja) * | 1990-07-30 | 2000-09-25 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
| KR0182006B1 (ko) * | 1995-11-10 | 1999-04-15 | 김광호 | 반도체 패키지 장치 및 몰딩물질에 의해 발생하는 기생용량의 산출방법 |
| KR102391994B1 (ko) * | 2017-08-14 | 2022-04-28 | 삼성디스플레이 주식회사 | 멀티 스택 접합체, 멀티 스택 접합체의 제조 방법 및 멀티 스택 접합체를 포함하는 표시 장치 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US2961350A (en) * | 1958-04-28 | 1960-11-22 | Bell Telephone Labor Inc | Glass coating of circuit elements |
| US3755720A (en) * | 1972-09-25 | 1973-08-28 | Rca Corp | Glass encapsulated semiconductor device |
| DE2713647C2 (de) * | 1977-03-28 | 1984-11-29 | Tokyo Shibaura Electric Co., Ltd., Kawasaki, Kanagawa | Halbleitervorrichtung, bestehend aus einem Halbleitersubstrat und aus einem Oberflächenschutzfilm |
| EP0023146B1 (de) * | 1979-07-23 | 1987-09-30 | Fujitsu Limited | Verfahren zur Herstellung einer Halbleiteranordnung, in der erste und zweite Schichten geformt sind |
| US4407851A (en) * | 1981-04-13 | 1983-10-04 | Tokyo Shibaura Denki Kabushiki Kaisha | Method for manufacturing semiconductor device |
| JPS5834945A (ja) * | 1981-08-26 | 1983-03-01 | Nippon Telegr & Teleph Corp <Ntt> | 多層配線構造体 |
| JPS58190043A (ja) * | 1982-04-30 | 1983-11-05 | Seiko Epson Corp | 多層配線法 |
| JPS58210634A (ja) * | 1982-05-31 | 1983-12-07 | Toshiba Corp | 半導体装置の製造方法 |
| JPS62169442A (ja) * | 1986-01-22 | 1987-07-25 | Nec Corp | 素子分離領域の形成方法 |
-
1989
- 1989-10-24 DE DE68926392T patent/DE68926392T2/de not_active Expired - Fee Related
- 1989-10-24 AT AT90203417T patent/ATE137358T1/de not_active IP Right Cessation
- 1989-10-24 DE DE68926344T patent/DE68926344T2/de not_active Expired - Fee Related
- 1989-10-24 AT AT90203418T patent/ATE137608T1/de not_active IP Right Cessation
- 1989-10-24 ES ES90203418T patent/ES2088958T3/es not_active Expired - Lifetime
- 1989-10-24 ES ES90203417T patent/ES2088957T3/es not_active Expired - Lifetime
- 1989-10-24 EP EP19890310921 patent/EP0368504A3/de not_active Withdrawn
- 1989-11-07 JP JP1289850A patent/JPH02199831A/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| DE68926392T2 (de) | 1996-08-14 |
| ES2088957T3 (es) | 1996-10-01 |
| DE68926392D1 (de) | 1996-06-05 |
| EP0368504A3 (de) | 1990-09-12 |
| DE68926344T2 (de) | 1996-09-05 |
| JPH02199831A (ja) | 1990-08-08 |
| ATE137608T1 (de) | 1996-05-15 |
| ES2088958T3 (es) | 1996-10-01 |
| DE68926344D1 (de) | 1996-05-30 |
| EP0368504A2 (de) | 1990-05-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0176977B1 (de) | Verfahren zur Herstellung von Halbleiterstrukturen und Anordnungen mit organischen dielektrischen Materialien gefüllten Gräben | |
| US5145723A (en) | Process for coating a substrate with silica | |
| US3985597A (en) | Process for forming passivated metal interconnection system with a planar surface | |
| EP0822586A3 (de) | Verbesserungen an oder bezüglich integrierten Schaltungen | |
| EP0301756A3 (de) | Triamin-Entschichtungslösung für positive Photolacke | |
| EP0715354A3 (de) | Isolator für integrierte Schaltungen und Verfahren | |
| CA2026605A1 (en) | Multi-level interconnection cmos devices including sog | |
| KR940022682A (ko) | 절연막의 평탄화 방법 | |
| CA2056456A1 (en) | High performance passivation for semiconductor devices | |
| ATE137358T1 (de) | Planarisationsmethode für ic-struktur | |
| JPS62106644A (ja) | 半導体構造形成方法 | |
| EP0422748A3 (de) | Planarisationsmethode für IC-Struktur | |
| US7074720B2 (en) | Plasma treating apparatus, plasma treating method and method of manufacturing semiconductor device | |
| US5827780A (en) | Additive metalization using photosensitive polymer as RIE mask and part of composite insulator | |
| KR930006528B1 (ko) | 집적회로 실리콘 다이 복합체 제조 방법 | |
| JP3363614B2 (ja) | 半導体装置の製造方法 | |
| JPS6255703B2 (de) | ||
| US6071831A (en) | Method of reducing spiral defects by adding an isopropyl alcohol rinse step before depositing sog | |
| KR100652294B1 (ko) | 반도체 소자의 층간 절연막 형성 방법 | |
| JPS57100749A (en) | Manufacture of semiconductor device | |
| KR900005344B1 (ko) | 반도체 기판의 평탄화 방법 | |
| KR20020046828A (ko) | 트렌치 소자분리막의 형성방법 | |
| JPH0414224A (ja) | 半導体装置の製造方法 | |
| KR100244801B1 (ko) | 반도체 소자의 제조방법 | |
| US20040253837A1 (en) | Method for forming a dielectric layer of a semiconductor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| UEP | Publication of translation of european patent specification | ||
| REN | Ceased due to non-payment of the annual fee |