ATE149762T1 - Teiler zur division eines ersten polynoms durch ein zweites - Google Patents

Teiler zur division eines ersten polynoms durch ein zweites

Info

Publication number
ATE149762T1
ATE149762T1 AT92202147T AT92202147T ATE149762T1 AT E149762 T1 ATE149762 T1 AT E149762T1 AT 92202147 T AT92202147 T AT 92202147T AT 92202147 T AT92202147 T AT 92202147T AT E149762 T1 ATE149762 T1 AT E149762T1
Authority
AT
Austria
Prior art keywords
polynomial
division
inputs
divider
outputs
Prior art date
Application number
AT92202147T
Other languages
English (en)
Inventor
Der Putten Frank Octaaf Van
Original Assignee
Alcatel Bell Nv
Alcatel Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Bell Nv, Alcatel Nv filed Critical Alcatel Bell Nv
Application granted granted Critical
Publication of ATE149762T1 publication Critical patent/ATE149762T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Correction Of Errors (AREA)
  • Complex Calculations (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
AT92202147T 1992-07-14 1992-07-14 Teiler zur division eines ersten polynoms durch ein zweites ATE149762T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP92202147A EP0582748B1 (de) 1992-07-14 1992-07-14 Teiler zur Division eines ersten Polynoms durch ein zweites

Publications (1)

Publication Number Publication Date
ATE149762T1 true ATE149762T1 (de) 1997-03-15

Family

ID=8210773

Family Applications (1)

Application Number Title Priority Date Filing Date
AT92202147T ATE149762T1 (de) 1992-07-14 1992-07-14 Teiler zur division eines ersten polynoms durch ein zweites

Country Status (8)

Country Link
US (1) US5367479A (de)
EP (1) EP0582748B1 (de)
JP (1) JPH06203055A (de)
AT (1) ATE149762T1 (de)
AU (1) AU664459B2 (de)
CA (1) CA2100388A1 (de)
DE (1) DE69217930T2 (de)
ES (1) ES2099789T3 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB9419785D0 (en) * 1994-09-30 1994-11-16 Plessey Telecomm Cyclic redundancy code checking
US5615220A (en) * 1995-01-31 1997-03-25 Philips Electronics North America Corporation Polynomial divider which can perform Euclid's Algorithm to produce an error locator polynomial from an error syndrome polynomial, and apparatus including the polynomial divider
US5942002A (en) * 1996-03-08 1999-08-24 Neo-Lore Method and apparatus for generating a transform
US5905664A (en) * 1997-04-04 1999-05-18 National Semiconductor Corp. Circuit for determining, in parallel, the terms of a remainder that results from dividing two binary polynomials
KR100302847B1 (ko) * 1998-09-03 2001-11-22 윤덕용 유한필드에서의긴다항식제산장치
US6968492B1 (en) * 2002-03-28 2005-11-22 Annadurai Andy P Hardware-efficient CRC generator for high speed communication networks
JP3579039B2 (ja) * 2002-11-22 2004-10-20 沖電気工業株式会社 巡回符号を用いた誤り訂正回路
KR100731985B1 (ko) * 2005-12-29 2007-06-25 전자부품연구원 파이프라인 구조 병렬 순환 중복 검사 장치 및 방법
US8181269B2 (en) * 2007-11-26 2012-05-22 Exelis, Inc. Night vision goggle mount with retractable stops

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3678469A (en) * 1970-12-01 1972-07-18 Ibm Universal cyclic division circuit
JPS5286011A (en) * 1976-01-12 1977-07-16 Nec Corp Error correction device for parallel processing
US4473902A (en) * 1982-04-22 1984-09-25 Sperrt Corporation Error correcting code processing system
DE3376907D1 (en) * 1982-06-15 1988-07-07 Toshiba Kk Apparatus for dividing the elements of a galois field
US4800515A (en) * 1984-01-21 1989-01-24 Sony Corporation Circuit for operating finite fields
US4712215A (en) * 1985-12-02 1987-12-08 Advanced Micro Devices, Inc. CRC calculation machine for separate calculation of checkbits for the header packet and data packet
JPH01150940A (ja) * 1987-12-08 1989-06-13 Hitachi Ltd Ｃｒｃ演算方式
US5136592A (en) * 1989-06-28 1992-08-04 Digital Equipment Corporation Error detection and correction system for long burst errors
EP0431629A3 (en) * 1989-12-08 1993-07-21 Sony Corporation Mutual division circuit
IT1241429B (it) * 1990-03-01 1994-01-17 Sip Circuito elettronico per la generazione di codici per la rilevazione di errori in segnali numerici
CA2049910C (en) * 1990-08-27 1999-02-09 Yoshihiro Uchida Apparatus for testing atm channels
CA2055172A1 (en) * 1990-12-10 1992-06-11 Joseph H. Condon Error detection and framing in packets transmitted in a sequence of fixed-length cells

Also Published As

Publication number Publication date
CA2100388A1 (en) 1994-01-15
EP0582748B1 (de) 1997-03-05
US5367479A (en) 1994-11-22
DE69217930D1 (de) 1997-04-10
ES2099789T3 (es) 1997-06-01
EP0582748A1 (de) 1994-02-16
AU664459B2 (en) 1995-11-16
DE69217930T2 (de) 1997-09-25
JPH06203055A (ja) 1994-07-22
AU4173493A (en) 1994-01-20

Similar Documents

Publication Publication Date Title
ATE149762T1 (de) Teiler zur division eines ersten polynoms durch ein zweites
KR920013393A (ko) 에러 정정 방법
US5412587A (en) Pseudorandom stochastic data processing
US5408476A (en) One bit error correction method having actual data reproduction function
US5084701A (en) Digital-to-analog converter using cyclical current source switching
DE69229105D1 (de) Shift-Register mit N-bit parallelem Eingang und variablen-bit Parallelausgang
KR920009091A (ko) A/d 변환기
SU934469A1 (ru) Устройство дл вычислени логарифмических функций
RU2107953C1 (ru) Устройство для записи-воспроизведения многоканальной цифровой информации
JP2674810B2 (ja) 多重化ｎ連一致保護回路
JPH03198544A (ja) パリティ計数回路
JPH06120829A (ja) 逐次比較型ａｄコンバータ
SU1478330A1 (ru) Аналого-цифровой преобразователь
JPS642293B2 (de)
SU1179541A1 (ru) Преобразователь код-частота
SU843218A1 (ru) Преобразователь цифровой код-временнойиНТЕРВАл
KR950005816B1 (ko) 블럭 경계의 구분이 가능한 순환 여유 검사 장치
KR960007104Y1 (ko) 디지탈/아날로그 변환기
JP3093083B2 (ja) アナログデジタル変換装置
SU1547071A1 (ru) Преобразователь кодов
SU1372327A2 (ru) Устройство дл формировани тестовых воздействий
SU1756879A1 (ru) Устройство дл распознавани на линейность булевых функций
GB2149162A (en) Fixed point to floating point conversion
SU577671A1 (ru) Преобразователь напр жени в код
GB1530406A (en) Detection of errors in digital signals

Legal Events

Date Code Title Description
UEP Publication of translation of european patent specification
REN Ceased due to non-payment of the annual fee