ATE158661T1 - Schreib-lese/schreib-weitergabe- speichersubsystemzyklus - Google Patents

Schreib-lese/schreib-weitergabe- speichersubsystemzyklus

Info

Publication number
ATE158661T1
ATE158661T1 AT89306720T AT89306720T ATE158661T1 AT E158661 T1 ATE158661 T1 AT E158661T1 AT 89306720 T AT89306720 T AT 89306720T AT 89306720 T AT89306720 T AT 89306720T AT E158661 T1 ATE158661 T1 AT E158661T1
Authority
AT
Austria
Prior art keywords
write
data
cpu
current
scu
Prior art date
Application number
AT89306720T
Other languages
English (en)
Inventor
John J Lynch
Kumar Chinnaswamy
James E Tessari
Michael Gagliardo
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Application granted granted Critical
Publication of ATE158661T1 publication Critical patent/ATE158661T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
  • Static Random-Access Memory (AREA)
AT89306720T 1989-01-27 1989-07-03 Schreib-lese/schreib-weitergabe- speichersubsystemzyklus ATE158661T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/302,839 US5185875A (en) 1989-01-27 1989-01-27 Method and apparatus for reducing memory read latency in a shared memory system with multiple processors

Publications (1)

Publication Number Publication Date
ATE158661T1 true ATE158661T1 (de) 1997-10-15

Family

ID=23169428

Family Applications (1)

Application Number Title Priority Date Filing Date
AT89306720T ATE158661T1 (de) 1989-01-27 1989-07-03 Schreib-lese/schreib-weitergabe- speichersubsystemzyklus

Country Status (6)

Country Link
US (1) US5185875A (de)
EP (1) EP0379769B1 (de)
JP (1) JPH0642230B2 (de)
AT (1) ATE158661T1 (de)
CA (1) CA1323446C (de)
DE (1) DE68928343T2 (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5371874A (en) * 1989-01-27 1994-12-06 Digital Equipment Corporation Write-read/write-pass memory subsystem cycle
US5420994A (en) * 1990-08-06 1995-05-30 Ncr Corp. Method for reading a multiple byte data element in a memory system with at least one cache and a main memory
US5287512A (en) * 1990-08-06 1994-02-15 Ncr Corporation Computer memory system and method for cleaning data elements
EP0475730B1 (de) * 1990-09-14 1997-12-10 Digital Equipment Corporation Schreib-Lese/Schreib-Weitergabe-Zyklus für Speicheruntersystem
JPH0827755B2 (ja) * 1991-02-15 1996-03-21 インターナショナル・ビジネス・マシーンズ・コーポレイション データの単位を高速度でアクセスする方法
US5530835A (en) * 1991-09-18 1996-06-25 Ncr Corporation Computer memory data merging technique for computers with write-back caches
US5491811A (en) * 1992-04-20 1996-02-13 International Business Machines Corporation Cache system using mask bits to recorder the sequences for transfers of data through cache to system memory
JP3309425B2 (ja) * 1992-05-22 2002-07-29 松下電器産業株式会社 キャッシュ制御装置
US5862358A (en) * 1994-12-20 1999-01-19 Digital Equipment Corporation Method and apparatus for reducing the apparent read latency when connecting busses with fixed read reply timeouts to CPUs with write-back caches
US5829052A (en) * 1994-12-28 1998-10-27 Intel Corporation Method and apparatus for managing memory accesses in a multiple multiprocessor cluster system
JPH08314794A (ja) * 1995-02-28 1996-11-29 Matsushita Electric Ind Co Ltd 安定記憶装置へのアクセス待ち時間を短縮するための方法およびシステム
US5625778A (en) * 1995-05-03 1997-04-29 Apple Computer, Inc. Method and apparatus for presenting an access request from a computer system bus to a system resource with reduced latency
US5867642A (en) * 1995-08-10 1999-02-02 Dell Usa, L.P. System and method to coherently and dynamically remap an at-risk memory area by simultaneously writing two memory areas
JP2814988B2 (ja) * 1996-04-12 1998-10-27 日本電気株式会社 障害処理方式
US6098115A (en) * 1998-04-08 2000-08-01 International Business Machines Corporation System for reducing storage access latency with accessing main storage and data bus simultaneously
US6401175B1 (en) * 1999-10-01 2002-06-04 Sun Microsystems, Inc. Shared write buffer for use by multiple processor units
US7099997B2 (en) * 2003-02-27 2006-08-29 International Business Machines Corporation Read-modify-write avoidance using a boundary word storage mechanism
US7320063B1 (en) * 2005-02-04 2008-01-15 Sun Microsystems, Inc. Synchronization primitives for flexible scheduling of functional unit operations
US9037670B2 (en) * 2012-09-18 2015-05-19 Cisco Technology, Inc. Ultra low latency network buffer storage

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3771137A (en) * 1971-09-10 1973-11-06 Ibm Memory control in a multipurpose system utilizing a broadcast
FR129151A (de) * 1974-02-09
US4142234A (en) * 1977-11-28 1979-02-27 International Business Machines Corporation Bias filter memory for filtering out unnecessary interrogations of cache directories in a multiprocessor system
US4228503A (en) * 1978-10-02 1980-10-14 Sperry Corporation Multiplexed directory for dedicated cache memory system
JPS55134459A (en) * 1979-04-06 1980-10-20 Hitachi Ltd Data processing system
US4410944A (en) * 1981-03-24 1983-10-18 Burroughs Corporation Apparatus and method for maintaining cache memory integrity in a shared memory environment
US4503497A (en) * 1982-05-27 1985-03-05 International Business Machines Corporation System for independent cache-to-cache transfer
US4695951A (en) * 1983-07-07 1987-09-22 Honeywell Bull Inc. Computer hierarchy control
US4747043A (en) * 1984-02-10 1988-05-24 Prime Computer, Inc. Multiprocessor cache coherence system
US4663742A (en) * 1984-10-30 1987-05-05 International Business Machines Corporation Directory memory system having simultaneous write, compare and bypass capabilites
US4847804A (en) * 1985-02-05 1989-07-11 Digital Equipment Corporation Apparatus and method for data copy consistency in a multi-cache data processing unit
US4755930A (en) * 1985-06-27 1988-07-05 Encore Computer Corporation Hierarchical cache memory system and method
US5018063A (en) * 1988-12-05 1991-05-21 International Business Machines Corporation Method for reducing cross-interrogate delays in a multiprocessor system

Also Published As

Publication number Publication date
JPH0642230B2 (ja) 1994-06-01
EP0379769B1 (de) 1997-09-24
EP0379769A3 (de) 1991-06-19
EP0379769A2 (de) 1990-08-01
CA1323446C (en) 1993-10-19
US5185875A (en) 1993-02-09
JPH02205964A (ja) 1990-08-15
DE68928343D1 (de) 1997-10-30
DE68928343T2 (de) 1998-05-07

Similar Documents

Publication Publication Date Title
ATE158661T1 (de) Schreib-lese/schreib-weitergabe- speichersubsystemzyklus
EP0777184B1 (de) Cachespeicherkohärenzverfahren und-system
DE60008088D1 (de) Mehrprozessorsystem Prüfungsschaltung
DE3782335D1 (de) Speichersteuersystem.
IL109390A (en) System for disk meshing and flexible storage mapping with enhanced flexible caching
DE3743515A1 (de) Hochleistungs-mikroprozessor
JPH11143775A (ja) キャッシュメモリシステム
EP0293720A3 (de) Durchsichtiger Cache-Speicher
DE3782500D1 (de) Gemeinsam genutzte speicherschnittstelle fuer datenverarbeitungsanlage.
KR20050011152A (ko) 멀티프로세서 시스템 및 멀티프로세서 시스템의 캐쉬일관성 유지 방법
US12332786B2 (en) Tracking memory modifications at cache line granularity
ATE101292T1 (de) Zeitsteuerung fuer doppelanschluss.
EP0379771A3 (de) Leseabbruchverfahren
US6601145B2 (en) Multiprocessor system snoop scheduling mechanism for limited bandwidth snoopers that uses dynamic hardware/software controls
JPS6476346A (en) Disk cache control system
DE69433147D1 (de) Symmetrisches Mehrprozessorsystem mit vereinheitlichter Umgebung und verteilten Systemfunktionen
JPH06110785A (ja) キャッシュメモリ同期方式
EP0798644A3 (de) Verfahren und Vorrichtung zum Zugriff zu einem Chip-auswählbaren Gerät in einem Datenverarbeitungssystem
US6546468B2 (en) Multiprocessor system snoop scheduling mechanism for limited bandwidth snoopers performing directory update
JPS55108027A (en) Processor system
EP0164673A3 (de) Mechanismus zur Tätigkeitsspurentnahme für Peripheriegeräte in Rechnersystemen
EP0396940A3 (de) Cache-Speicher und verwandtes Übereinstimmungsprotokoll
US6175895B1 (en) Cache enabling architecture
JPS56129964A (en) Duplicate file control system
JPS6476132A (en) Inter-storage unit page data transfer control system

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties