ATE176085T1 - Herstellverfahren für ein selbstjustiertes kontaktloch und halbleiterstruktur - Google Patents

Herstellverfahren für ein selbstjustiertes kontaktloch und halbleiterstruktur

Info

Publication number
ATE176085T1
ATE176085T1 AT93115286T AT93115286T ATE176085T1 AT E176085 T1 ATE176085 T1 AT E176085T1 AT 93115286 T AT93115286 T AT 93115286T AT 93115286 T AT93115286 T AT 93115286T AT E176085 T1 ATE176085 T1 AT E176085T1
Authority
AT
Austria
Prior art keywords
self
adjusted
aliginated
production method
contact hole
Prior art date
Application number
AT93115286T
Other languages
English (en)
Inventor
Hanno Dipl-Phys Melzner
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Application granted granted Critical
Publication of ATE176085T1 publication Critical patent/ATE176085T1/de

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/05—Making the transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
    • H10B12/0335—Making a connection between the transistor and the capacitor, e.g. plug
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/069—Manufacture or treatment of conductive parts of the interconnections by forming self-aligned vias or self-aligned contact plugs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Memories (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Drying Of Semiconductors (AREA)
AT93115286T 1992-09-29 1993-09-22 Herstellverfahren für ein selbstjustiertes kontaktloch und halbleiterstruktur ATE176085T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE4232621A DE4232621C1 (de) 1992-09-29 1992-09-29 Herstellverfahren für ein selbstjustiertes Kontaktloch und Halbleiterstruktur

Publications (1)

Publication Number Publication Date
ATE176085T1 true ATE176085T1 (de) 1999-02-15

Family

ID=6469129

Family Applications (1)

Application Number Title Priority Date Filing Date
AT93115286T ATE176085T1 (de) 1992-09-29 1993-09-22 Herstellverfahren für ein selbstjustiertes kontaktloch und halbleiterstruktur

Country Status (7)

Country Link
US (2) US5432381A (de)
EP (1) EP0591769B1 (de)
JP (1) JPH06196569A (de)
KR (1) KR100279014B1 (de)
AT (1) ATE176085T1 (de)
DE (2) DE4232621C1 (de)
TW (1) TW234776B (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR970004922B1 (ko) * 1993-07-27 1997-04-08 삼성전자 주식회사 고집적 반도체 배선구조 및 그 제조방법
JP2947054B2 (ja) * 1994-03-04 1999-09-13 ヤマハ株式会社 配線形成法
JP3104534B2 (ja) * 1994-06-27 2000-10-30 ヤマハ株式会社 半導体装置とその製法
JPH0917863A (ja) * 1995-06-29 1997-01-17 Rohm Co Ltd 半導体装置および半導体装置の配線方法
JP3277103B2 (ja) * 1995-09-18 2002-04-22 株式会社東芝 半導体装置及びその製造方法
JPH10321724A (ja) * 1997-03-19 1998-12-04 Fujitsu Ltd 半導体装置およびその製造方法
US6348411B1 (en) 1998-09-03 2002-02-19 Micron Technology, Inc. Method of making a contact structure
US6166441A (en) * 1998-11-12 2000-12-26 Intel Corporation Method of forming a via overlap
US6566759B1 (en) * 1999-08-23 2003-05-20 International Business Machines Corporation Self-aligned contact areas for sidewall image transfer formed conductors
US6261924B1 (en) 2000-01-21 2001-07-17 Infineon Technologies Ag Maskless process for self-aligned contacts
KR100352909B1 (ko) * 2000-03-17 2002-09-16 삼성전자 주식회사 반도체소자의 자기정렬 콘택 구조체 형성방법 및 그에의해 형성된 자기정렬 콘택 구조체
US6976181B2 (en) * 2001-12-20 2005-12-13 Intel Corporation Method and apparatus for enabling a low power mode for a processor
KR20030087744A (ko) * 2002-05-09 2003-11-15 삼성전자주식회사 집적 회로의 콘택홀 형성방법
DE10342547B4 (de) * 2003-09-12 2007-02-08 Infineon Technologies Ag Verfahren zum Herstellen einer integrierten Schaltungseinrichtung mit Durchkontaktierungselementen und Anschlusseinheiten
JP6212720B2 (ja) * 2013-09-20 2017-10-18 パナソニックＩｐマネジメント株式会社 半導体装置及びその製造方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4916087A (en) * 1988-08-31 1990-04-10 Sharp Kabushiki Kaisha Method of manufacturing a semiconductor device by filling and planarizing narrow and wide trenches
DE69029046T2 (de) * 1989-03-16 1997-03-06 Sgs Thomson Microelectronics Kontakte für Halbleiter-Vorrichtungen
JP2689703B2 (ja) * 1989-08-03 1997-12-10 富士電機株式会社 Ｍｏｓ型半導体装置
JPH03201532A (ja) * 1989-12-28 1991-09-03 Casio Comput Co Ltd 微細孔または微細溝の形成方法
US5275972A (en) * 1990-02-19 1994-01-04 Matsushita Electric Industrial Co., Ltd. Method for fabricating a semiconductor integrated circuit device including the self-aligned formation of a contact window
US5094900A (en) * 1990-04-13 1992-03-10 Micron Technology, Inc. Self-aligned sloped contact
JPH0429318A (ja) * 1990-05-25 1992-01-31 Oki Electric Ind Co Ltd 半導体装置の製造方法
JPH04279037A (ja) * 1991-03-07 1992-10-05 Toshiba Corp 固体撮像素子の製造方法
JPH04315454A (ja) * 1991-04-12 1992-11-06 Sony Corp 半導体装置の製造方法

Also Published As

Publication number Publication date
EP0591769A3 (de) 1994-12-14
DE4232621C1 (de) 1994-03-10
EP0591769B1 (de) 1999-01-20
JPH06196569A (ja) 1994-07-15
US5432381A (en) 1995-07-11
KR100279014B1 (ko) 2001-02-01
KR940007994A (ko) 1994-04-28
US5460690A (en) 1995-10-24
TW234776B (de) 1994-11-21
DE59309324D1 (de) 1999-03-04
EP0591769A2 (de) 1994-04-13

Similar Documents

Publication Publication Date Title
ATE176085T1 (de) Herstellverfahren für ein selbstjustiertes kontaktloch und halbleiterstruktur
FR2694133B1 (fr) Cellule solaire a film mince et procede de production d'une telle cellule, ainsi qu'un procede d'attaque, un dispositif d'attaque automatique et un procede pour produire un dispositif semi-conducteur.
CA2006745A1 (en) Cross-point lightly-doped drain-source trench transistor and fabrication process therefor
WO1994028577A3 (en) Method of producing a structure with narrow line width and devices obtained
EP0964448A3 (de) DRAM-Zelle mit vertikalem Transistor und Verfahren zur Herstellung derselben
GB1530094A (en) Semiconductor stores
EP0227894A3 (de) Vertikaler DMOS-Transistor von hoher Packungsdichte
WO1994021102A3 (fr) Procede de fabrication de transistors a couches minces etages directs
IT8220100A0 (it) Dispositivi che contengono tale procedimento per la produzione di semiconduttore. un semiconduttore amorfo e
IE852964L (en) Trench transistor
TW334603B (en) Method for the production of a MOS transistor
FR2475293B1 (fr) Procede de fabrication de transistor bipolaire lateral auto-aligne
SG71664A1 (en) Method for the production of a contact hole to a doped region
DE59506590D1 (de) Halbleiteranordnung mit selbstjustierten Kontakten und Verfahren zu ihrer Herstellung
DE3467832D1 (en) Process for forming a narrow mesa on a substrate and process for making a self-aligned gate field effect transistor
IT8619511A0 (it) Processo per la fabbricazione di transistori ad effetto di campo a "gate" isolato con giunzioni a profondita' nulla mediante planarizzazione.
DE60026860D1 (de) Verfahren zur herstellung von speicherkondensatoren-kontaktöffnungen
IT8622182A0 (it) Processo per la fabbricazione di transistore ad effetto di campo a "gate" isolata con giunzioni aventi profondita' estremamente ridotta.
EP0632491A3 (de) Herstellungsverfahren für lateralen Bipolartransistor.
EP0632490A3 (de) Herstellungsverfahren für lateralen Bipolartransistor.
FR2691122B1 (fr) Procede et dispositif pour la fabrication de plaques mineralogiques, notamment reflechissantes.
FI941786L (fi) Menetelmä lignolyyttisten entsyymien valmistamiseksi valkolahosienten avulla
JPS6489369A (en) Thin film transistor
DE69431012D1 (de) Verfahren zur Isolierung von Transistoren
KR960012578B1 (en) Semiconductor device having thin film transistor & method of manufacturing the same

Legal Events

Date Code Title Description
REN Ceased due to non-payment of the annual fee