ATE274705T1 - Automatische abtastprüfung von komplexen integrierten schaltungen - Google Patents

Automatische abtastprüfung von komplexen integrierten schaltungen

Info

Publication number
ATE274705T1
ATE274705T1 AT01402617T AT01402617T ATE274705T1 AT E274705 T1 ATE274705 T1 AT E274705T1 AT 01402617 T AT01402617 T AT 01402617T AT 01402617 T AT01402617 T AT 01402617T AT E274705 T1 ATE274705 T1 AT E274705T1
Authority
AT
Austria
Prior art keywords
scan
circuit elements
domain
interconnected
configuration
Prior art date
Application number
AT01402617T
Other languages
English (en)
Inventor
Benoit Antoine Bailliet
Didier Lecain
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Application granted granted Critical
Publication of ATE274705T1 publication Critical patent/ATE274705T1/de

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318536—Scan chain arrangements, e.g. connections, test bus, analog signals

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
AT01402617T 2001-10-10 2001-10-10 Automatische abtastprüfung von komplexen integrierten schaltungen ATE274705T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP01402617A EP1302776B1 (de) 2001-10-10 2001-10-10 Automatische Abtastprüfung von komplexen integrierten Schaltungen

Publications (1)

Publication Number Publication Date
ATE274705T1 true ATE274705T1 (de) 2004-09-15

Family

ID=8182919

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01402617T ATE274705T1 (de) 2001-10-10 2001-10-10 Automatische abtastprüfung von komplexen integrierten schaltungen

Country Status (7)

Country Link
US (1) US20050039093A1 (de)
EP (1) EP1302776B1 (de)
JP (1) JP2005505781A (de)
KR (1) KR20040050908A (de)
AT (1) ATE274705T1 (de)
DE (1) DE60105168T2 (de)
WO (1) WO2003034083A2 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100395557C (zh) * 2005-03-04 2008-06-18 清华大学 采用加权扫描选通信号的基于扫描的自测试结构的自测试方法
US20130275824A1 (en) * 2012-04-12 2013-10-17 Lsi Corporation Scan-based capture and shift of interface functional signal values in conjunction with built-in self-test
GB2520506B (en) * 2013-11-21 2020-07-29 Advanced Risc Mach Ltd Partial Scan Cell
CN106226678B (zh) * 2016-07-15 2019-02-15 中国人民解放军国防科学技术大学 一种基于并行施加测试激励的低功耗扫描测试方法及装置
US12449472B2 (en) 2022-09-27 2025-10-21 Infineon Technologies Ag Circuit and method for testing a circuit

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4710931A (en) * 1985-10-23 1987-12-01 Texas Instruments Incorporated Partitioned scan-testing system
US5696771A (en) * 1996-05-17 1997-12-09 Synopsys, Inc. Method and apparatus for performing partial unscan and near full scan within design for test applications
CA2225879C (en) * 1997-12-29 2001-05-01 Jean-Francois Cote Clock skew management method and apparatus

Also Published As

Publication number Publication date
EP1302776A1 (de) 2003-04-16
DE60105168T2 (de) 2005-01-27
WO2003034083A3 (en) 2003-12-24
JP2005505781A (ja) 2005-02-24
US20050039093A1 (en) 2005-02-17
KR20040050908A (ko) 2004-06-17
EP1302776B1 (de) 2004-08-25
DE60105168D1 (de) 2004-09-30
WO2003034083A2 (en) 2003-04-24

Similar Documents

Publication Publication Date Title
KR960703289A (ko) 이중 래치 클럭 레벨-민감성 스캔 디자인 및 그 제어방법 (dual latch clocked lssd and method)
DE69808927D1 (de) Kostengünstiges cmos testgerät mit hoher kanaldichte
JP3057814B2 (ja) 半導体集積回路
KR940020127A (ko) 반도체 집적회로 및 그 테스트방법
US6815977B2 (en) Scan cell systems and methods
DE60019255D1 (de) Verfahren und Vorrichtung zur Trimmung von elektronischen Schaltungen
ATE274705T1 (de) Automatische abtastprüfung von komplexen integrierten schaltungen
US5657328A (en) Scan design with expanded access capability
JPS60140834A (ja) テスト回路内蔵型半導体集積回路
US20050039096A1 (en) Scan testing mode control of gated clock signals for flip-flops
US7152195B2 (en) Scan test circuit
KR950005209B1 (ko) 마이크로 프로세서의 ac 스페시피케이션 측정 방법
WO2003067274B1 (en) Method and device for detecting faults on integrated circuits
JP3025551B2 (ja) 直流特性試験回路
JP2595104Y2 (ja) 差動ゲートによるタイミング調整回路
JP2598580Y2 (ja) Ｉｃ試験装置
JP3147057B2 (ja) 半導体集積回路およびその使用方法
JPH0330326B2 (de)
JPH11296400A (ja) モード設定回路
JPH04128666A (ja) 半導体集積回路
CN121633771A (zh) 电路测试系统
SU1410036A2 (ru) Устройство дл контрол логических узлов
SU1109687A1 (ru) Устройство дл функционального контрол больших интегральных схем
JP2001167140A (ja) アナログ・ディジタル混在回路のシミュレーション方法
JPS62291579A (ja) テスト回路

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties