ATE292819T1 - Teilen von resourcen zwischen einheiten - Google Patents

Teilen von resourcen zwischen einheiten

Info

Publication number
ATE292819T1
ATE292819T1 AT00976988T AT00976988T ATE292819T1 AT E292819 T1 ATE292819 T1 AT E292819T1 AT 00976988 T AT00976988 T AT 00976988T AT 00976988 T AT00976988 T AT 00976988T AT E292819 T1 ATE292819 T1 AT E292819T1
Authority
AT
Austria
Prior art keywords
processor
fast memory
entities
resource
maintained
Prior art date
Application number
AT00976988T
Other languages
English (en)
Inventor
Mark D Rustad
Original Assignee
Digi Int Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digi Int Inc filed Critical Digi Int Inc
Application granted granted Critical
Publication of ATE292819T1 publication Critical patent/ATE292819T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G06F12/0835—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means for main memory peripheral accesses (e.g. I/O or DMA)
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
  • Nitrogen And Oxygen Or Sulfur-Condensed Heterocyclic Ring Systems (AREA)
  • Communication Control (AREA)
  • Hardware Redundancy (AREA)
AT00976988T 1999-11-10 2000-11-03 Teilen von resourcen zwischen einheiten ATE292819T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/437,169 US6886063B1 (en) 1999-11-10 1999-11-10 Systems, devices, structures, and methods to share resources among entities
PCT/US2000/030545 WO2001035221A1 (en) 1999-11-10 2000-11-03 Sharing resources among entities

Publications (1)

Publication Number Publication Date
ATE292819T1 true ATE292819T1 (de) 2005-04-15

Family

ID=23735372

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00976988T ATE292819T1 (de) 1999-11-10 2000-11-03 Teilen von resourcen zwischen einheiten

Country Status (5)

Country Link
US (1) US6886063B1 (de)
EP (1) EP1228429B1 (de)
AT (1) ATE292819T1 (de)
DE (1) DE60019324T2 (de)
WO (1) WO2001035221A1 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11138115B2 (en) * 2020-03-04 2021-10-05 Micron Technology, Inc. Hardware-based coherency checking techniques

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3845474A (en) * 1973-11-05 1974-10-29 Honeywell Inf Systems Cache store clearing operation for multiprocessor mode
GB1474385A (en) * 1973-12-14 1977-05-25 Int Computers Ltd Multiprocessor data processing systems
US3979726A (en) * 1974-04-10 1976-09-07 Honeywell Information Systems, Inc. Apparatus for selectively clearing a cache store in a processor having segmentation and paging
JPS5812611B2 (ja) * 1975-10-15 1983-03-09 株式会社東芝 デ−タテンソウセイギヨホウシキ
US4633394A (en) * 1984-04-24 1986-12-30 International Business Machines Corp. Distributed arbitration for multiple processors
DE3538214C2 (de) * 1984-10-30 1994-06-16 Mitsubishi Electric Corp Multiprozessorsystem
US5446844A (en) * 1987-10-05 1995-08-29 Unisys Corporation Peripheral memory interface controller as a cache for a large data processing system
US5025365A (en) * 1988-11-14 1991-06-18 Unisys Corporation Hardware implemented cache coherency protocol with duplicated distributed directories for high-performance multiprocessors
US5202972A (en) * 1988-12-29 1993-04-13 International Business Machines Corporation Store buffer apparatus in a multiprocessor system
DE69319757T2 (de) * 1992-01-10 1999-04-15 Digital Equipment Corp Verfahren zur Verbindung einer Leitungskarte mit einer Adressenerkennungseinheit
US5331673A (en) 1992-03-30 1994-07-19 International Business Machines Corporation Integrity of data objects used to maintain state information for shared data at a local complex
US5313591A (en) * 1992-06-25 1994-05-17 Hewlett-Packard Company Computer bus arbitration for N processors requiring only N unidirectional signal leads
JPH0797352B2 (ja) 1992-07-02 1995-10-18 インターナショナル・ビジネス・マシーンズ・コーポレイション コンピュータ・システム及び入出力コントローラ
US5365526A (en) * 1992-12-18 1994-11-15 Amdahl Corporation Trace system for an I/O channel
US5581734A (en) * 1993-08-02 1996-12-03 International Business Machines Corporation Multiprocessor system with shared cache and data input/output circuitry for transferring data amount greater than system bus capacity
US5613153A (en) 1994-10-03 1997-03-18 International Business Machines Corporation Coherency and synchronization mechanisms for I/O channel controllers in a data processing system
US5623670A (en) * 1995-02-17 1997-04-22 Lucent Technologies Inc. Method and apparatus for crash safe enforcement of mutually exclusive access to shared resources in a multitasking computer system
US5737545A (en) * 1996-05-21 1998-04-07 Vlsi Technology, Inc. Computer bus mastery system and method having a lock mechanism
US6006303A (en) * 1997-08-28 1999-12-21 Oki Electric Industry Co., Inc. Priority encoding and decoding for memory architecture
US6415364B1 (en) * 1997-12-31 2002-07-02 Unisys Corporation High-speed memory storage unit for a multiprocessor system having integrated directory and data storage subsystems
US6078982A (en) * 1998-03-24 2000-06-20 Hewlett-Packard Company Pre-locking scheme for allowing consistent and concurrent workflow process execution in a workflow management system
US6105099A (en) * 1998-11-30 2000-08-15 International Business Machines Corporation Method for synchronizing use of dual and solo locking for two competing processors responsive to membership changes
US6330645B1 (en) * 1998-12-21 2001-12-11 Cisco Technology, Inc. Multi-stream coherent memory controller apparatus and method
US6571325B1 (en) * 1999-09-23 2003-05-27 Rambus Inc. Pipelined memory controller and method of controlling access to memory devices in a memory system
US6546443B1 (en) * 1999-12-15 2003-04-08 Microsoft Corporation Concurrency-safe reader-writer lock with time out support
US6766397B2 (en) * 2000-02-07 2004-07-20 Emc Corporation Controlling access to a storage device
US6633938B1 (en) * 2000-10-06 2003-10-14 Broadcom Corporation Independent reset of arbiters and agents to allow for delayed agent reset
US6779090B2 (en) * 2002-05-21 2004-08-17 International Business Machines Corporation Spinlock for shared memory

Also Published As

Publication number Publication date
EP1228429A1 (de) 2002-08-07
DE60019324D1 (de) 2005-05-12
EP1228429B1 (de) 2005-04-06
DE60019324T2 (de) 2006-02-23
WO2001035221A1 (en) 2001-05-17
US6886063B1 (en) 2005-04-26

Similar Documents

Publication Publication Date Title
DE69913500D1 (de) Mehrprozessor-Anordnung mit geteiltem Speicherzugriff unter Vorrang-Kontrolle
CA2262314A1 (en) High speed remote storage cluster interface controller
EP0917057A3 (de) Architektur eines Multiprozessorrechners mit mehreren Betriebssystemsinstanzen und softwaregesteuerter Betriebsmittelzuteilung
ATE429674T1 (de) Cross partition teilung von zustandsinformation
ES457986A1 (es) Micro-ordenador del tipo de organos de tratamiento multiple.
HU228286B1 (en) Method system and computer program for workload management in a computing environment
ATE236431T1 (de) Datenverarbeitungssystem mit nichtuniformen speicherzugriffen (numa) mit spekulativer weiterleitung einer leseanforderung an einen entfernten verarbeitungsknoten
EP0249720A3 (de) Multiprozessoren mit gemeinschaftlichem Speicher
WO2005001693A3 (en) Multiprocessor system with dynamic cache coherency regions
McCalpin Memory bandwidth and system balance in hpc systems
BR9916308A (pt) Sistema e método de computador para operarmúltiplos sistemas operacionais em partiçõesdiferentes do sistema de computador e parapermitir que as diferentes partições secomuniquem umas com as outras através dememória compartilhada
KR900015010A (ko) 멀티 프로세서 시스템을 사용한 데이터 베이스 프로세싱 시스템
DE3886756D1 (de) Betriebsmittelzugriff für Multiprozessorrechnersystem.
JPH0354660A (ja) マルチプロセッサシステムにおける共有メモリ管理方式
ATE191978T1 (de) Verfahren und gerät mit fähigkeitsvorrichtung für ein mikrokern-datenverarbeitungssystem
KR860007597A (ko) 멀티 프로세서 시스템
FR2770665B1 (fr) Dispositif d'echange entre unites de traitement d'informations a processeurs interconnectes par un bus commun
Mei et al. Optimizing a parallel runtime system for multicore clusters: a case study
EP0981092A3 (de) Datenverarbeitungssystem mit nichtuniformen Speicherzugriffen (NUMA) welches die Latenzzeit verkürzt durch Versenden von ReRun-Anfragen
ATE292819T1 (de) Teilen von resourcen zwischen einheiten
ATE331245T1 (de) Leistungssteuerungsverfahren für ein rechnersystem mit einer knotenpunktarchitektur
Antonov et al. Developing a new generation of reconfigurable heterogeneous distributed high performance computing system
US20060107263A1 (en) Thread synchronization in simultaneous multi-threaded processor machines
Sawalha et al. Hardware thread‐context switching
Algudady et al. A write update cache coherence protocol for MIN-based multiprocessors with accessibility-based split caches

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties