ATE326721T1 - Verfahren und vorrichtung zur kontexterhaltung unter ausführung von übersetzten befehlen - Google Patents

Verfahren und vorrichtung zur kontexterhaltung unter ausführung von übersetzten befehlen

Info

Publication number
ATE326721T1
ATE326721T1 AT00974084T AT00974084T ATE326721T1 AT E326721 T1 ATE326721 T1 AT E326721T1 AT 00974084 T AT00974084 T AT 00974084T AT 00974084 T AT00974084 T AT 00974084T AT E326721 T1 ATE326721 T1 AT E326721T1
Authority
AT
Austria
Prior art keywords
translation context
host
instruction
host instruction
presently
Prior art date
Application number
AT00974084T
Other languages
English (en)
Inventor
David Keppel
Robert Cmelik
Robert Bedichek
Original Assignee
Transmeta Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Transmeta Corp filed Critical Transmeta Corp
Application granted granted Critical
Publication of ATE326721T1 publication Critical patent/ATE326721T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/06—Arrangements for sorting, selecting, merging, or comparing data on individual record carriers
    • G06F7/20—Comparing separate sets of record carriers arranged in the same sequence to determine whether at least some of the data in one set is identical with that in the other set or sets
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45504—Abstract machines for programme code execution, e.g. Java virtual machine [JVM], interpreters, emulators

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Devices For Executing Special Programs (AREA)
  • Executing Machine-Instructions (AREA)
  • Debugging And Monitoring (AREA)
  • Steroid Compounds (AREA)
AT00974084T 1999-10-13 2000-09-06 Verfahren und vorrichtung zur kontexterhaltung unter ausführung von übersetzten befehlen ATE326721T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/417,981 US6415379B1 (en) 1999-10-13 1999-10-13 Method and apparatus for maintaining context while executing translated instructions

Publications (1)

Publication Number Publication Date
ATE326721T1 true ATE326721T1 (de) 2006-06-15

Family

ID=23656160

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00974084T ATE326721T1 (de) 1999-10-13 2000-09-06 Verfahren und vorrichtung zur kontexterhaltung unter ausführung von übersetzten befehlen

Country Status (9)

Country Link
US (1) US6415379B1 (de)
EP (1) EP1226492B1 (de)
JP (1) JP3786603B2 (de)
KR (1) KR100498272B1 (de)
CN (2) CN1264083C (de)
AT (1) ATE326721T1 (de)
CA (1) CA2379976C (de)
DE (1) DE60028069T2 (de)
WO (1) WO2001027741A1 (de)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6199152B1 (en) * 1996-08-22 2001-03-06 Transmeta Corporation Translated memory protection apparatus for an advanced microprocessor
US7941647B2 (en) 1999-01-28 2011-05-10 Ati Technologies Ulc Computer for executing two instruction sets and adds a macroinstruction end marker for performing iterations after loop termination
US7275246B1 (en) 1999-01-28 2007-09-25 Ati International Srl Executing programs for a first computer architecture on a computer of a second architecture
US8074055B1 (en) 1999-01-28 2011-12-06 Ati Technologies Ulc Altering data storage conventions of a processor when execution flows from first architecture code to second architecture code
US8127121B2 (en) 1999-01-28 2012-02-28 Ati Technologies Ulc Apparatus for executing programs for a first computer architechture on a computer of a second architechture
US8121828B2 (en) 1999-01-28 2012-02-21 Ati Technologies Ulc Detecting conditions for transfer of execution from one computer instruction stream to another and executing transfer on satisfaction of the conditions
US7254806B1 (en) 1999-08-30 2007-08-07 Ati International Srl Detecting reordered side-effects
US7761857B1 (en) 1999-10-13 2010-07-20 Robert Bedichek Method for switching between interpretation and dynamic translation in a processor system based upon code sequence execution counts
US6845353B1 (en) * 1999-12-23 2005-01-18 Transmeta Corporation Interpage prologue to protect virtual address mappings
US6934832B1 (en) 2000-01-18 2005-08-23 Ati International Srl Exception mechanism for a computer
US6763327B1 (en) * 2000-02-17 2004-07-13 Tensilica, Inc. Abstraction of configurable processor functionality for operating systems portability
US7036106B1 (en) * 2000-02-17 2006-04-25 Tensilica, Inc. Automated processor generation system for designing a configurable processor and method for the same
US6594821B1 (en) 2000-03-30 2003-07-15 Transmeta Corporation Translation consistency checking for modified target instructions by comparing to original copy
US6968469B1 (en) 2000-06-16 2005-11-22 Transmeta Corporation System and method for preserving internal processor context when the processor is powered down and restoring the internal processor context when processor is restored
US6615300B1 (en) 2000-06-19 2003-09-02 Transmeta Corporation Fast look-up of indirect branch destination in a dynamic translation system
US6826682B1 (en) 2000-06-26 2004-11-30 Transmeta Corporation Floating point exception handling in pipelined processor using special instruction to detect generated exception and execute instructions singly from known correct state
US7310723B1 (en) 2003-04-02 2007-12-18 Transmeta Corporation Methods and systems employing a flag for deferring exception handling to a commit or rollback point
US7681046B1 (en) 2003-09-26 2010-03-16 Andrew Morgan System with secure cryptographic capabilities using a hardware specific digital secret
US7694151B1 (en) * 2003-11-20 2010-04-06 Johnson Richard C Architecture, system, and method for operating on encrypted and/or hidden information
US8413162B1 (en) 2005-06-28 2013-04-02 Guillermo J. Rozas Multi-threading based on rollback
US7496727B1 (en) 2005-12-06 2009-02-24 Transmeta Corporation Secure memory access system and method
US10621092B2 (en) 2008-11-24 2020-04-14 Intel Corporation Merging level cache and data cache units having indicator bits related to speculative execution
US9672019B2 (en) 2008-11-24 2017-06-06 Intel Corporation Systems, apparatuses, and methods for a hardware and software system to automatically decompose a program to multiple parallel threads
WO2013048468A1 (en) 2011-09-30 2013-04-04 Intel Corporation Instruction and logic to perform dynamic binary translation
US9032381B2 (en) 2012-06-29 2015-05-12 Intel Corporation State recovery methods and apparatus for computing platforms
US9891936B2 (en) 2013-09-27 2018-02-13 Intel Corporation Method and apparatus for page-level monitoring
US9250900B1 (en) 2014-10-01 2016-02-02 Cadence Design Systems, Inc. Method, system, and computer program product for implementing a microprocessor with a customizable register file bypass network

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4456954A (en) * 1981-06-15 1984-06-26 International Business Machines Corporation Virtual machine system with guest architecture emulation using hardware TLB's for plural level address translations
US4951195A (en) * 1988-02-01 1990-08-21 International Business Machines Corporation Condition code graph analysis for simulating a CPU processor
US5926832A (en) * 1996-09-26 1999-07-20 Transmeta Corporation Method and apparatus for aliasing memory data in an advanced microprocessor
US6591414B2 (en) * 1996-10-28 2003-07-08 Fujitsu Limited Binary program conversion apparatus, binary program conversion method and program recording medium

Also Published As

Publication number Publication date
DE60028069T2 (de) 2006-12-21
JP2003511787A (ja) 2003-03-25
KR100498272B1 (ko) 2005-06-29
CN1264083C (zh) 2006-07-12
CN100401258C (zh) 2008-07-09
CA2379976C (en) 2009-04-07
CN1862495A (zh) 2006-11-15
EP1226492A1 (de) 2002-07-31
JP3786603B2 (ja) 2006-06-14
US6415379B1 (en) 2002-07-02
DE60028069D1 (de) 2006-06-22
CN1379872A (zh) 2002-11-13
EP1226492A4 (de) 2005-03-30
WO2001027741A1 (en) 2001-04-19
EP1226492B1 (de) 2006-05-17
KR20020039688A (ko) 2002-05-27
CA2379976A1 (en) 2001-04-19

Similar Documents

Publication Publication Date Title
ATE326721T1 (de) Verfahren und vorrichtung zur kontexterhaltung unter ausführung von übersetzten befehlen
ATE266226T1 (de) Datenverarbeitungssystem mit bedingter ausführung von erweiterten verbundbefehlen
BR112021006363A2 (pt) sistema robótico cirúrgico para aumentar a representação de um sítio cirúrgico e método para aumentar uma representação de um sítio cirúrgico
DE60011777D1 (de) Verfahren und vorrichtung um den ablauf eines anwendungsprozessors in einem in gruppen angeordneten multiprozessorsystem zu initialisieren
ATE556371T1 (de) System zur automatischen bearbeitung von bestandteilen einer vorrichtung
DE602006006385D1 (de) Bildverarbeitungseinrichtung, -Verfahren und -Programm
WO2006039202A3 (en) Providing support for a timer assocated with a virtual machine monitor
DE60040578D1 (de) Entkoppeltes Abrufen und Ausführen von Befehlen mit statischer Verzweigungsvorhersage
MY165418A (en) System and method for detection of malware
BR9914552A (pt) Análise de impacto de um modelo
EP0938044A3 (de) Verfahren und Anordnung zur Reduzierung von Störungen in einer Verzweigungsgeschichtstabelle eines Mikroprozessors
EP1821205A3 (de) Aktualisierungsstartgerät und Verfahren zur Aktualisierungsstartsteuerung
EP1847926A3 (de) Verfahren und Systeme für den Zugriff auf von einem Betriebssystem bereitgestellte Ressourcen über Anwendungsprogramme
BR0215083A (pt) editor de seqüência de testes automatizados e motor para testes de transformador
WO2005098616A3 (en) Providing support for single stepping a virtual machine in a virtual machine environment
EP1349063A3 (de) Programm-Simulation mit Kompilierung während der Laufzeit
RU2008126233A (ru) Конфигурируемые пользователем библиотеки программного обеспечения
BR112018077012A2 (pt) sistema e método para coletar dados de vibração operacional para uma máquina de mineração
SE0102564D0 (sv) Arrangement and method in computor system
ATE493704T1 (de) Verfahren und vorrichtung zur verwendung eines hilfsrechners zur befehlsvorausholung für einen hauptprozessor
WO2007032834A3 (en) Source code file search
WO2006085639A3 (en) Methods and apparatus for instruction set emulation
ATE437542T1 (de) Vorrichtung, system und verfahren zum testen eines geräts mit eingeschränkten ressourcen
EP3550428A3 (de) Sichere spekulative befehlsausführung in einem datenverarbeitungssystem
DE69739608D1 (de) Gastrechner-mikroprozessor mit vorrichtung zum zeitweisen anhalten des prozessorzustandes eines zielrechners

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties