ATE330277T1 - VERFAHREN UND GERÄT ZUR URLADUNG EINER ßNICHT UNIFORMEN SPEICHERZUGRIFF (NUMA) MASCHINEß - Google Patents

VERFAHREN UND GERÄT ZUR URLADUNG EINER ßNICHT UNIFORMEN SPEICHERZUGRIFF (NUMA) MASCHINEß

Info

Publication number
ATE330277T1
ATE330277T1 AT02708495T AT02708495T ATE330277T1 AT E330277 T1 ATE330277 T1 AT E330277T1 AT 02708495 T AT02708495 T AT 02708495T AT 02708495 T AT02708495 T AT 02708495T AT E330277 T1 ATE330277 T1 AT E330277T1
Authority
AT
Austria
Prior art keywords
numa
smp
processors
machine
master
Prior art date
Application number
AT02708495T
Other languages
English (en)
Inventor
Van Hoa Lee
Kiet Anh Tran
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of ATE330277T1 publication Critical patent/ATE330277T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/177—Initialisation or configuration control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformation of program code
    • G06F8/54—Link editing before load time
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4405—Initialisation of multiprocessor systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computer Security & Cryptography (AREA)
  • Multi Processors (AREA)
  • Stored Programmes (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Bus Control (AREA)
AT02708495T 2001-04-12 2002-03-21 VERFAHREN UND GERÄT ZUR URLADUNG EINER ßNICHT UNIFORMEN SPEICHERZUGRIFF (NUMA) MASCHINEß ATE330277T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/833,337 US6842857B2 (en) 2001-04-12 2001-04-12 Method and apparatus to concurrently boot multiple processors in a non-uniform-memory-access machine

Publications (1)

Publication Number Publication Date
ATE330277T1 true ATE330277T1 (de) 2006-07-15

Family

ID=25264139

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02708495T ATE330277T1 (de) 2001-04-12 2002-03-21 VERFAHREN UND GERÄT ZUR URLADUNG EINER ßNICHT UNIFORMEN SPEICHERZUGRIFF (NUMA) MASCHINEß

Country Status (9)

Country Link
US (1) US6842857B2 (de)
EP (1) EP1436696B1 (de)
JP (1) JP3974440B2 (de)
KR (1) KR100690416B1 (de)
AT (1) ATE330277T1 (de)
AU (1) AU2002242857A1 (de)
CA (1) CA2441799A1 (de)
DE (1) DE60212422T2 (de)
WO (1) WO2002084478A2 (de)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7137121B2 (en) * 2002-04-19 2006-11-14 Equator Technologies, Inc. Data-processing circuit and method for switching between application programs without an operating system
US7281055B2 (en) * 2002-05-28 2007-10-09 Newisys, Inc. Routing mechanisms in systems having multiple multi-processor clusters
US7350063B2 (en) * 2002-06-11 2008-03-25 Intel Corporation System and method to filter processors by health during early firmware for split recovery architecture
US7167908B2 (en) * 2002-09-27 2007-01-23 Intel Corporation Facilitating operation of a multi-processor system via a resolved symbolic constant
US7254676B2 (en) * 2002-11-15 2007-08-07 Intel Corporation Processor cache memory as RAM for execution of boot code
US7577755B2 (en) * 2002-11-19 2009-08-18 Newisys, Inc. Methods and apparatus for distributing system management signals
US7386626B2 (en) * 2003-06-23 2008-06-10 Newisys, Inc. Bandwidth, framing and error detection in communications between multi-processor clusters of multi-cluster computer systems
US6975954B2 (en) * 2003-06-24 2005-12-13 Intel Corporation Functional testing of logic circuits that use high-speed links
US7395347B2 (en) * 2003-08-05 2008-07-01 Newisys, Inc, Communication between and within multi-processor clusters of multi-cluster computer systems
US7146497B2 (en) * 2003-09-30 2006-12-05 International Business Machines Corporation Scalability management module for dynamic node configuration
US7493435B2 (en) * 2003-10-06 2009-02-17 Intel Corporation Optimization of SMI handling and initialization
JP4451687B2 (ja) 2004-03-22 2010-04-14 株式会社日立製作所 ストレージシステム
JPWO2006001051A1 (ja) * 2004-06-24 2008-04-17 富士通株式会社 マルチプロセッサ装置及びその制御方法
US7895596B2 (en) * 2005-09-13 2011-02-22 Hewlett-Packard Development Company, L.P. Processor assignment in multi-processor systems
JP4963855B2 (ja) * 2006-03-28 2012-06-27 株式会社ソニー・コンピュータエンタテインメント ネットワークコンピューティングシステムおよびマルチプロセッサコンピュータ
US20080052699A1 (en) * 2006-08-02 2008-02-28 Baker Steven T Syncronized dual-processor firmware updates
US20080046705A1 (en) * 2006-08-15 2008-02-21 Tyan Computer Corporation System and Method for Flexible SMP Configuration
US7836293B1 (en) * 2007-05-07 2010-11-16 Force 10 Networks, Inc Accelerated deserialized boot implementation for a multiprocessor system
US7945815B2 (en) * 2007-08-14 2011-05-17 Dell Products L.P. System and method for managing memory errors in an information handling system
KR101192938B1 (ko) 2007-09-14 2012-10-18 후지쯔 가부시끼가이샤 정보 처리 장치 및 그 제어 방법
US7895428B2 (en) * 2007-09-28 2011-02-22 International Business Machines Corporation Applying firmware updates to servers in a data center
US8141093B2 (en) * 2007-11-15 2012-03-20 International Business Machines Corporation Management of an IOV adapter through a virtual intermediary in an IOV management partition
US8141092B2 (en) * 2007-11-15 2012-03-20 International Business Machines Corporation Management of an IOV adapter through a virtual intermediary in a hypervisor with functional management in an IOV management partition
US8141094B2 (en) * 2007-12-03 2012-03-20 International Business Machines Corporation Distribution of resources for I/O virtualized (IOV) adapters and management of the adapters through an IOV management partition via user selection of compatible virtual functions
US8078862B2 (en) * 2008-04-25 2011-12-13 Intel Corporation Method for assigning physical data address range in multiprocessor system
US8359415B2 (en) * 2008-05-05 2013-01-22 International Business Machines Corporation Multi-root I/O virtualization using separate management facilities of multiple logical partitions
US8359459B2 (en) * 2008-05-27 2013-01-22 Oracle America, Inc. Using hardware support to reduce synchronization costs in multithreaded applications
US8144582B2 (en) * 2008-12-30 2012-03-27 International Business Machines Corporation Differentiating blade destination and traffic types in a multi-root PCIe environment
US9535767B2 (en) * 2009-03-26 2017-01-03 Microsoft Technology Licensing, Llc Instantiating a virtual machine with a virtual non-uniform memory architecture
US9529636B2 (en) 2009-03-26 2016-12-27 Microsoft Technology Licensing, Llc System and method for adjusting guest memory allocation based on memory pressure in virtual NUMA nodes of a virtual machine
DE112010005971T5 (de) * 2010-11-01 2013-08-14 Hewlett-Packard Development Company, L.P. Mehrprozessorcomputersystem und -Verfahren
US10521388B2 (en) * 2018-09-28 2019-12-31 Intel Corporation Multi-uplink device enumeration and management
WO2023136376A1 (ko) * 2022-01-13 2023-07-20 엘지전자 주식회사 차량용 디스플레이 장치
KR102895067B1 (ko) * 2025-01-17 2025-12-04 주식회사 세미파이브 칩렛 구조의 시스템 온 칩에서 부팅 방법 및 이를 이용하는 시스템 온 칩

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6182106B1 (en) * 1993-08-30 2001-01-30 International Business Machines Corporation Method and system for providing a common hardware system console interface in data processing systems
US5642506A (en) * 1994-12-14 1997-06-24 International Business Machines Corporation Method and apparatus for initializing a multiprocessor system
JP2908739B2 (ja) * 1994-12-16 1999-06-21 インターナショナル・ビジネス・マシーンズ・コーポレイション 多重プロセッサ・システムにおけるｃｐｕのモニタリング・システム及び方法
US5970439A (en) * 1997-03-13 1999-10-19 International Business Machines Corporation Performance monitoring in a data processing system
US5938765A (en) * 1997-08-29 1999-08-17 Sequent Computer Systems, Inc. System and method for initializing a multinode multiprocessor computer system
US6332165B1 (en) * 1997-09-05 2001-12-18 Sun Microsystems, Inc. Multiprocessor computer system employing a mechanism for routing communication traffic through a cluster node having a slice of memory directed for pass through transactions
KR100250464B1 (ko) * 1997-11-25 2000-04-01 정선종 고속병렬컴퓨터의 노드 부트 방법
US6178445B1 (en) * 1998-03-31 2001-01-23 International Business Machines Corporation System and method for determining which processor is the master processor in a symmetric multi-processor environment
US6158000A (en) * 1998-09-18 2000-12-05 Compaq Computer Corporation Shared memory initialization method for system having multiple processor capability
US6678741B1 (en) * 1999-04-09 2004-01-13 Sun Microsystems, Inc. Method and apparatus for synchronizing firmware
US6611911B1 (en) * 1999-12-30 2003-08-26 Intel Corporation Bootstrap processor election mechanism on multiple cluster bus system
US6584560B1 (en) * 2000-04-19 2003-06-24 Dell Usa, L.P. Method and system for booting a multiprocessor computer

Also Published As

Publication number Publication date
DE60212422D1 (de) 2006-07-27
US20020152371A1 (en) 2002-10-17
KR20040068460A (ko) 2004-07-31
WO2002084478A2 (en) 2002-10-24
CA2441799A1 (en) 2002-10-24
DE60212422T2 (de) 2006-12-07
JP3974440B2 (ja) 2007-09-12
AU2002242857A1 (en) 2002-10-28
EP1436696A2 (de) 2004-07-14
JP2003006174A (ja) 2003-01-10
US6842857B2 (en) 2005-01-11
EP1436696B1 (de) 2006-06-14
KR100690416B1 (ko) 2007-03-09
WO2002084478A3 (en) 2004-04-29

Similar Documents

Publication Publication Date Title
ATE330277T1 (de) VERFAHREN UND GERÄT ZUR URLADUNG EINER ßNICHT UNIFORMEN SPEICHERZUGRIFF (NUMA) MASCHINEß
WO2007112406A3 (en) Programming a multi-processor system
ATE536585T1 (de) Gewindeoptimierte multiprozessor-architektur
US20160019055A1 (en) Runtime patching of an operating system (os) without stopping execution
WO2005081104A3 (en) Methods and apparatus for processor task migration in a multi-processor system
BR0309891A (pt) método e aparelho para alocar e desalocar processadores em um sistema de processamento de dados lógicos e particionados
ATE362623T1 (de) Verfahren und gerät für effiziente, synchrone mimd-operationen mit ivliw pe-zu-pe kommunikationen
ATE269989T1 (de) Verfahren und vorrichtung um den ablauf eines anwendungsprozessors in einem in gruppen angeordneten multiprozessorsystem zu initialisieren
TW200612342A (en) Methods and apparatus for task management in a multi-processor system
WO2009123848A3 (en) Apparatus and method for low overhead correlation of multi-processor trace information
TW200606706A (en) System for correct distribution of hypervisor work
JP2020160482A (ja) 性能見積もり装置、端末装置、システムｌｓｉ及びプログラム
CN104199699A (zh) 程序加载方法、芯片启动方法、装置及主控设备
SE9901145D0 (sv) A processing system and method
TW200636581A (en) Methods and apparatus for instruction set emulation
Reyes et al. Optimization strategies in different CUDA architectures using llCoMP
CN100580629C (zh) 多线程加载版本程序的方法及装置
GB2498123A (en) Multi-processor computer systems and methods
CN101853181A (zh) 用于嵌入式系统的子程序相互调用的方法
Renault et al. Analysis and evaluation of the performance of CAPE
ATE556372T1 (de) Übersetzung einer reihe von computeranweisungen
CN103003796A (zh) 线程级推测中的动态数据同步
CN116737263A (zh) 多核处理器的启动方法、装置、系统、电子设备及介质
WO2006083043A3 (en) Processor task migration over a network in a multi-processor system
JP5365840B2 (ja) マルチプロセッサシステム、及びマルチプロセッサシステムの動作方法

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties